# VISVESVARAYA TECHNOLOGICAL UNIVERSITY BELAGAVI

3<sup>rd</sup> to 8<sup>th</sup> Semester BE- Electronics & Communication Scheme of Teaching and Examinations Outcome Based Education (OBE) and Choice Based Credit System (CBCS) (Effective from the academic year 2018 – 19)

# **B.E: Electronics & Communication Engineering**

# **Program Outcomes (POs)**

At the end of the B.E program, students are expected to have developed the following outcomes.

- 1. **Engineering Knowledge:** Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialisation to the solution of complex engineering problems.
- 2. **Problem analysis:** Identify, formulate, research literature, and analyse complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
- 3. **Design/development of solutions:** Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
- 4. **Conduct investigations of complex problems:**Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
- 5. **Modern Tool Usage:** Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modelling to complex engineering activities with an understanding of the limitations.
- 6. **The Engineer and Society:** Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal, and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
- 7. Environment and Sustainability:Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of need for sustainable development.
- 8. **Ethics:** Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
- 9. **Individual and Team Work:**Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
- 10. **Communication:**Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
- 11. **Project Management and Finance:** Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
- 12. Life-long learning: Recognise the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change

# **Program Specific Outcomes (PSOs)**

At the end of the B.E Electronics & Communication Engineering program, students are expected to have developed the following program specific outcomes.

- PSO1: Specify, design, build and test analog and digital systems for signal processing including multimedia applications, using suitable components or simulation tools.
- PSO2: Understand and architect wired and wireless analog and digital communication systems as per specifications, and determine their performance.

# <u>Note</u>

- 1. The Course Outcomes and RBT levels indicated for each course in the syllabus are indicative/suggestive. The faculty can set them appropriately according to their lesson plan.
- 2. The Question Paper format for the theory courses is as follows:

# **Question Paper Pattern for Theory Courses (2018 Scheme):**

- □ Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- $\Box$  The total marks will be proportionally reduced to 60 marks as SEE marks is 60

III S	EMEST	ER										
					Teachin /Week	ng Hours	5		Exami	nation		
SI. No		Course and Course Code	Course Title	Teachin gDepart me nt	TheoryLecture	L Tutorial	- Practical/Drawing	Duration inhours	CIE Marks	SEE Marks	Total Marks	Credits
1	BSC	18MAT31	Transform Calculus, Fourier Series and Numerical Techniques	Mathematics	2	2		03	40	60	100	3
2	PCC	18EC32	Network Theory		3	2		03	40	60	100	4
3	PCC	18EC33	Electronic Devices		3	0		03	40	60	100	3
4	PCC PCC	18EC34	Digital System Design		3	0		03	40	60 60	100 100	3
3		18EC35	Computer Organization & Architecture		3	0		03	40	60	100	3
6	PCC	18EC36	Power Electronics & Instrumentation		3	0		03	40	60	100	3
7	PCC	18ECL37	Electronic Devices & Instrumentation Laboratory			2	2	03	40	60	100	2
8	PCC	18ECL38	Digital System DesignLaboratory			2	2	03	40	60	100	2
		18KVK39/49	Vyavaharika Kannada (Kannada for communication)/			2			100			
9		18KAK39/49	Aadalitha Kannada (Kannada for Administration)	HSMC							100	1
	HS MC		OR			ĩ						
		18CPC39/49	Constitution of India, Professional		1			03	40	60		
			Ethics and Cyber Law		Exar 17	nination 10	is by ot	24	type que <b>420</b>	480 stions		
				TOTAL	OR	OR	04	OR	OR	400 OR	900	24
					18	08		27	360	540		
Note	: BSC: I	Basic Science, PC	C: Professional Core, HSMC: Humanity	and Social Science	e. NCM	C: Non	-credit n	nandator	v course			
			da (Kannada for communication) is for n						-			
			for Administration) is for students who s				. writing	student	, und 10			
		Course pros	cribed to lateral entry Diploma ho	dars admitted t	o III o	mosto	r of En	ainaari	na nro	TROMO		
	NC						OIEN			grams		
10	MC	18MATDIP31	Additional Mathematics - I	Mathematics	02	01		03	40	60	100	0
holde cours presc seme	ers admi se and a cribed C ster/s to nese Cou	tted to III semest ppear for the Un IE marks, he/she appear for SEE. Irses shall not bec	t courses Additional Mathematics I and er of BE/B.Tech programs,shall attend t iversity examination.In case, any studer shall be deemed to have secured F grade considered for vertical progression, but co	the classes during the fails to register e. In such a case, to completion of the co	therespective for the stude	ective se said cou ents have nall be n	emesters irse/fails e to fulfi nandator	to com to secu ill the re	plete all are the r quireme e award	the form ninimum nts durin of degre	nalities 1 40 % o ng subse e.	of the of the
			ibed to lateral entry B. Sc degree									
of th	Lateral entrant students from B.Sc. Stream, shall clear the non-credit courses Engineering Graphics and Elements of Civil Engineering and Mechanics of the First Year Engineering Programme. These Courses shall not be considered for vertical progression, but completion of the courses shall be mandatory for the award of degree.											anics all be
								<u></u>	_			
			e earned by students admitted to BE/ gramme, Model Internship Guidelines)		ay colle	ge prog	ramme	(For m	ore deta	ails refe	r to Ch	apter
Degr Prog Activ	Over and above the academic grades, every Day College regular student admitted to the 4 years Degree programme and every student entering 4 years Degree programme through lateral entry, shall earn 100 and 75 Activity Points respectively for the award of degree through AICTE Activity Point Programme. Students transferred from other Universities to fifth semester are required to earn 50 Activity Points from the year of entry to VTU. The Activity Points earned shall be reflected on the student's eighth semester Grade Card. The activities can be can be spread over the years, anytime during the semester weekends and holidays, as per the liking and convenience of the student											
			programme. However, minimum hours'									

SGPA/CGPA and shall not be considered for vertical progression. In case students fail to earn the prescribed activity Points, Eighth semester Grade Card shall be issued only after earning the required activity Points. Students shall be admitted for the award of degree only after the release of the Eighth semester Grade Card.

IVS	EMEST	ER		v	/							
					Teaching	g Hours /	Week		Exami	nation		
si. No		Course and purse code	Course Title	TeachingDepartment	TheoryLecture	H Tutorial	- Practical/Drawing	Duration inhours	CIE Marks	SEE Marks	Total Marks	Credits
1	BSC	18MAT41	Complex Analysis, Probability and Statistical Methods	Mathematics	2	2		03	40	60	100	3
2	PCC	18EC42	Analog Circuits		3	2		03	40	60	100	4
3	PCC	18EC43	Control Systems		3	0		03	40	60	100	3
4	PCC	18EC44	Engineering Statistics & Linear Algebra		3	0		03	40	60	100	3
5	PCC	18EC45	Signals & Systems		3	0		03	40	60	100	3
6	PCC	18EC46	Microcontroller		3	0		03	40	60	100	3
7	PCC	18ECL47	Microcontroller Laboratory			2	2	03	40	60	100	2
8	PCC	18ECL48	Analog Circuits Laboratory			2	2	03	40	60	100	2
	HSM C	18KVK39/49	Vyavaharika Kannada (Kannada for communication)			2			100			
9		18KAK39/49	Aadalitha Kannada (Kannada for Administration)	HSMC		2		-	100		100	1
			OR	_								
		18CPC39/49	Constitution of India, Professional Ethics and Cyber Law		1 Exami	 ination is	 s by obje	03 ective ty	40 pe quest	60 ions		
				TOTAL	17	10		24	420	480		
					OR	OR	04	OR	OR	OR	900	24
					18	08		27	360	540		L
Note	BSC:	Basic Science PO	CC: Professional Core, HSMC: Humanit	v and Social Science	e NCMC	Non-c	redit ma	ndatory	course			
Note: BSC: Basic Science, PCC: Professional Core, HSMC: Humanity and Social Science, NCMC: Non-credit mandatory course. 18KVK39/49 Vyavaharika Kannada (Kannada for communication) is for non-kannada speaking, reading and writing students and 18KVK39/40 Acdebides Kannada (Kannada for Administration) is for non-kannada speaking, reading and writing students and 18KVK39/40 Acdebides Kannada (Kannada for Administration) is for non-kannada speaking, reading and writing students and 18KVK39/40 Acdebides Kannada (Kannada for Communication) is for non-kannada speaking, reading and writing students and 18KVK39/40 Acdebides Kannada (Kannada for Communication) is for non-kannada speaking, reading and writing students and 18KVK39/40 Acdebides Kannada (Kannada for Communication) is for non-kannada speaking, reading and writing students and 18KVK39/40 Acdebides Kannada (Kannada for Communication) is for non-kannada speaking, reading and writing students and 18KVK39/40 Acdebides Kannada (Kannada for Communication) is for non-kannada speaking, reading and writing students and 18KVK39/40 Acdebides Kannada (Kannada for Communication) is for non-kannada speaking, reading and writing students and 18KVK39/40 Acdebides Kannada (Kannada for Communication) is for non-kannada speaking, reading and writing students and 18KVK39/40 Acdebides Kannada (Kannada for Communication) is for non-kannada speaking, reading and writing students and 18KVK39/40 Acdebides Kannada (Kannada for Communication) is for non-kannada speaking, reading and writing students and 18KVK39/40 Acdebides Kannada (Kannada for Communication) is for non-kannada speaking, reading and writing students and 18KVK39/40 Acdebides Kannada (Kannada for Communication) is for non-kannada speaking, reading and writing students and the speaking students and the spea												
18KAK39/49 Aadalitha Kannada (Kannada for Administration) is for students who speak, read and write kannada.												
Course prescribed to lateral entry Diploma holders admitted to III semester of Engineering programs												
10 NCMC 18MATDIP41 Additional Mathematics – II Mathematics 02 01 03 40 60 100 0												
hold	((a)The mandatory non – credit courses Additional Mathematics I and II prescribed for III and IV semesters respectively, to the lateral entry Diploma holders admitted to III semester of BE/B.Tech programs, shall attend the classes during the respective semesters to complete all the formalities of the course and appear for the University examination. In case, any student fails to register for the said course/ fails to secure the minimum 40 % of the											
pres	cribed C		shall be deemed to have secured F grad									
(1-) 7	Those Co		a a subject of the second is all more associated. Inst	a a men lation of the		. 11 1	1	. C. 41		£ 1.	-	

(b) These Courses shall not be considered for vertical progression, but completion of the courses shall be mandatory for the award of degree. Courses prescribed to lateral entry B. Sc degree holders admitted to III semester of Engineering programs

Lateral entrant students from B.Sc. Stream, shall clear the non-credit courses Engineering Graphics and Elements of Civil Engineering and Mechanics of the First Year Engineering Programme. These Courses shall not be considered for vertical progression, but completion of the courses shall be mandatory for the award of degree.

	Teaching Hours /Week							Exami	nation			
SI. No		urse and urse code	Course Title	, 가 가 가 가 가 가 가 가 가 가 가 가 가 가 가 가 가 가 가	TheoryLecture	Tutorial	Practical/Drawing	Duration inhours	CIE Marks	SEE Marks	Total Marks	Credits
1		105051			L	Т	Р					
I	HSMC	18ES51	Technological Innovation Management And Entrepreneurship		3	0		03	40	60	100	3
2	PCC	18EC52	Digital Signal Processing		3	2		03	40	60	100	4
3	PCC	18EC53	Principles of Communication Systems		3	2		03	40	60	100	4
4	PCC	18EC54	Information Theory & Coding		3			03	40	60	100	3
5	PCC	18EC55	Electromagnetic Waves		3			03	40	60	100	3
6	PCC	18EC56	Verilog HDL		3			03	40	60	100	3
7	PCC	18ECL57	Digital Signal Processing Laboratory			2	2	03	40	60	100	2
8	PCC	18ECL58	HDL Laboratory			2	2	03	40	60	100	2
9	HSMC	18CIV59	Environmental Studies	Civil/ Environmental [Paper setting: Civil Engineering Board]	1			02	40	60	100	1
		-		TOTAL	19	08	4	26	360	540	900	25

VI	SEMESTER

					Teachi	ng Hours	/Week		Exan	ination		
SI. No			Course Title	Teaching Departme nt	TheoryLecture	Tutorial	Practical/Drawing	Duration inhours	JE Marks	SEE Marks	Fotal Marks	Credits
					L	Т	Р		9	S	Ľ	
1	PCC	18EC61	Digital Communication		3	2		03	40	60	100	4
2	PCC	18EC62	Embedded Systems		3	2		03	40	60	100	4
3	PCC	18EC63	Microwave & Antennas		3	2		03	40	60	100	4
4	PEC	18XX64X	Professional Elective -1		3			03	40	60	100	3
5	OEC	18XX65X	Open Elective –A		3			03	40	60	100	3
6	PCC	18ECL66	Embedded Systems Laboratory			2	2	03	40	60	100	2
7	PCC	18ECL67	Communication Laboratory			2	2	03	40	60	100	2
8	MP	18ECMP68	Mini-project				2	03	40	60	100	2
9         Internship          Internship         To be carried out during the vacation/s of VI and VII semesters and /or VII and VIII semesters.												
		-		TOTAL	15	10	6	24	320	480	800	24

## Note: PCC: Professional core, PEC: Professional Elective, OE: Open Elective, MP: Mini-project.

	Professional Elective -1								
Course code under 18XX64X									
18EC641	Operating System								
18EC642	Artificial Neural Networks								
18EC643	Object Oriented Programming using C++								
18EC644	8EC644 Digital System Design using Verilog								
18EC645	Nanoelectronics								

## Open Elective –A

(i) 18EC651 Signal Processing (ii)18EC652 Sensors & Signal Conditioning

Students can select any one of the open electives offered by other Departments except those that are offered by the parent Department (Please refer to the list of open electives under 18XX65X).

Selection of an open elective shall not be allowed if,

□ The candidate has studied the same course during the previous semesters of the programme.

□ The syllabus content of open elective is similar to that of the Departmental core courses or professional electives.

□ A similar course, under any category, is prescribed in the higher semesters of the programme.

Registration to electives shall be documented under the guidance of Programme Coordinator/ Advisor/Mentor.

#### Mini-project work:

Based on the ability/abilities of the student/s and recommendations of the mentor, a single discipline or a multidisciplinary Mini- project can be assigned to an individual student or to a group having not more than 4 students.

## CIE procedure for Mini-project:

(i) Single discipline: The CIE marks shall be awarded by a committee consisting of the Head of the concerned Department and two senior faculty members of the Department, one of whom shall be the Guide.

The CIE marks awarded for the Mini-project work, shall be based on the evaluation of project report, project presentation skill and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

(ii) Interdisciplinary: Continuous Internal Evaluation shall be group wise at the college level with the participation of all the guides of the college. The CIE marks awarded for the Mini-project, shall be based on the evaluation of project report, project presentation skill and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

#### SEE for Mini-project:

(i) Single discipline: Contribution to the Mini-project and the performance of each group member shall be assessed individually in the semester end examination (SEE) conducted at the department.

(ii) Interdisciplinary: Contribution to the Mini-project and the performance of each group member shall be assessed individually in semester end examination (SEE) conducted separately at the departments to which the student/s belong to.

**Internship:** All the students admitted to III year of BE/B.Tech shall have to undergo mandatory internship of 4 weeks during the vacation of VI and VII semesters and /or VII and VIII semesters. A University examination shall be conducted during VIII semester and the prescribed credit shall be included in VIII semester. Internship shall be considered as a head of passing and shall be considered for the award of degree. Those, who do not take-up/complete the internship shall be declared fail and shall have to complete during subsequent University examination after satisfying the internship requirements.

VIL CEMECTED

VII S	EMESTER		1	v		,						
					Teachi	ng Hour	s /Week			nation		
SI. No		rse and se code	Course Title	TeachingDepartme nt	TheoryLecture	Lutorial	Practical/Drawing	Duration inhours	CIE Marks	SEE Marks	Total Marks	Credits
					L	Т	Р	-			To	
1	PCC	18EC71	Computer Networks		3			03	40	60	100	3
2	PCC	18EC72	VLSI Design		3			03	40	60	100	3
3	PEC	18XX73X	Professional Elective - 2		3			03	40	60	100	3
4	PEC	18XX74X	Professional Elective - 3		3			03	40	60	100	3
5	OEC	18XX75X	Open Elective -B		3			03	40	60	100	3
6	PCC PCC	18ECL76 18ECL77	Computer Networks Lab			2	2	03	40 40	60 60	100 100	22
7 8	PCC Project	18ECL// 18ECP78	VLSI Laboratory Project Work Phase - 1			2	2		100		100	2
	-	1010170		(If not con	 pleted du							
9	Internship		Internship	be carried	out during	the vac	ation of V	II and V	III seme	sters)	it shall	
				TOTAL	15	4	6	21	380	420	800	20
Note:	PCC: Professio	nal core, PEC:	Professional Elective.									
6				onal Elective	- 2							
18XX	-	Course Titl	-									
18EC		Real Time S										
18EC			mmunication									
18EC		<i>U i</i>	ge Processing									
18EC			the star and the s									
ISEC	/33	DSP Algori	thms &Architecture Professio	nal Elective	3 3							
Cours	e code under	Course Tit		mai Elective	5-3							
18XX		Course In										
18EC		IOT & Wire	eless Sensor Networks									
18EC		Automotive	Electronics									
18EC			Communication									
18EC		Cryptograph										
18EC	745	Machine Le										
				Elective –B		NT 1 N	T / 1					
Stude	ata aon coloct or	w one of the o	(i) 18EC751 Communication The pen electives offered by other Depar		18EC752			o noront	Domonto	nont (Dla	aca rafa	<b>n</b> t o
	t of open electiv			unents excep	t mose ma	it are on	ered by th	e parent	Departi	lient (Fie	ase rere	110
			ot be allowed if,									
			me course during the previous semes									
			ctive is similar to that of the Departr				onal electiv	ves.				
			gory, is prescribed in the higher sem				<b>K</b>					
	ration to electiv	es shall be doo	cumented under the guidance of Prog	gramme Coor	uniator/ A	uvisor/1	vientor.					
		bilities of the	student/s and recommendations of t	he mentor a	single dis	cipline (	or a multi	tisciplin	ary proi	ect can b	e assion	ned to
an ind	ividual student	or to a group	having not more than 4 students. In	extraordinar	y cases, li	ke the f	unded pro	jects rec	uiring s	tudents f	From dif	ferent
discip	lines, the projec	t student stren	gth can be 5 or 6.		- /		1	-				
	rocedure for P	3	Phase - 1: s shall be awarded by a committee co	onsisting of th	ne Head of	f the con	cerned De	nartmer	nt and tw	o senior		
facult	y members of th	e Department,	one of whom shall be the Guide.	e				1				
Surve	y, Problem iden	tification, Obj	ect work phase -1, shall be based on ectives and Methodology), project pi t shall be the same for all the batch r	resentation sk								;
(ii) In	terdisciplinary	Continuous	Internal Evaluation shall be group w uny, is desirable.		ege level	with the	participat	ion of al	l guides	of the co	ollege.	
The C	IE marks award	led for the proj	ect work phase -1, shall be based on atio 50:25:25.The marks awarded fo								on skill	and
Interr	<b>ship:</b> All the s	tudents admitt	ed to III year of BE/B.Tech shall ha	ave to underg	o mandat	ory inter	nship of 4	weeks	during t	he vacat	ion of V	I and

**Internship:** All the students admitted to III year of BE/B.Tech shall have to undergo mandatory internship of 4 weeks during the vacation of VI and VII semesters and /or VII and VIII semesters. A University examination shall be conducted during VIII semester and the prescribed credit shall be included in VIII semester. Internship shall be considered as a head of passing and shall be considered for the award of degree. Those, who do not take-up/complete the internship shall be declared fail and shall have to complete during subsequent University examination after satisfying the internship requirements.

VIII S	SEMESTER								Exami			
					<b>Teaching Hours /Week</b>							
SI. No		rse and rse code	Cour se Title	T eachingDep artment	TheoryLecture	Tutorial	Practica(Drawing	Duration in hours	CIE Marks	SEE Marks	Total Marks	Credits
		-			L	Т	Р	I			Ľ	
1	PCC	18EC81	Wireless and Cellular		3			03	40	60	100	3
			Communication									5
2	PEC	18XX82X	Professional Elec tive - 4		3			03	40	60	100	3
3	Project	18ECP83	Project Work Ph ase - 2				2	03	40	60	100	8
4	Seminar	18ECS84	Technical Semin ar				2	03	100		100	1
				Complet	ed durin	g the va	cation/s of					
5	Internship	18ECI85	Internship	VI and V				03	40	60	100	3
				and VIII	semeste	ers.)						1
		-		TOTAL	06		4	15	260	240	500	18

### Note: PCC: Professional Core, PEC: Professional Elect ive.

	Professional Electives - 4							
Course code	Course Title							
under 18XX82X								
18EC821	Network Security							
18EC822	Micro Electro Mechanical Syste ms							
18EC823	Radar Engineering							
18EC824	Optical Communication Network s							
18EC825	Biomedical Signal Processing							
1								

#### **Project Work**

#### CIE procedure for Project Work Phase - 2:

(i) Single discipline: The CIE marks shall be awarded by a committee consisting of the Head of the concerned De partment and two senior faculty members of the Department, one of whom shall be the Guide.

The CIE marks awarded for the project work phase -2, shall be based on the evaluation of project work phase -2 Report, project presentation skill and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

(ii) Interdisciplinary: Continuous Internal Evaluation shall be group wise at the college level with the participation of all guides of the college. Participation of external guide/s, if any, is desirable.

The CIE marks awarded for the project work phase -2, shall be based on the evaluation of project work phase -2 Report, project presentation skill and question and answer session in the ratio 50:25:25. The m arks awarded for the project report shall be the same for all the batch mates. **SEE for Project Work Phase - 2:** 

(i) Single discipline: Contribution to the project and the performance of each group member shall be assessed individu ally in semester end examination (SEE) conducted at the department.

(ii) Interdisciplinary: Contribution to the project and the performance of each group member shall be assess ed individually in semester end examination (SEE) conducted separately at the departm ents to which the student/s belong to.

Internship: Those, who have not pursued /complete d the internship shall be declared as fail and have to comple te during subsequent University examination after satisfying the internship requirements .

**AICTE activity Points:** In case students fail to earn t he prescribed activity Points, Eighth semester Grade Card shall be issued only after earning the required activity Points. Students shall be admitted for the award of degree only after the release of the Eighth semester r Grade Card. Activity points of the students who have earned the prescribed AICTE activity Points shall be sent the University along with the CIE marks of 8th semester. In case of students who have not satisfied the AICTE activity Points at the end of eighth semester, the colum n under activity Points shall be marked NSAP (Not Satisfied Activity Points).



# **B. E. COMMON TO ALL PROGRAMMES**

Choice Based Credit	System (CBCS) and Outcome Base SEMESTER - III	ed Education (OI	BE)								
TRANSFORM CALCULU	S, FOURIER SERIES AND NUM	ERICAL TECH	NIQUES								
Course Code18MAT31CIE Marks40											
Teaching Hours/Week (L:T:P)	(2:2:0)	SEE Marks	60								
Credits	03	Exam Hours	03								
Course Learning Objectives:											
To have an insight into Fourie equations and Z-transforms.	r series, Fourier transforms, Laplace	transforms, Diffe	prence								
□ To develop the proficiency in applications, using numerical	variational calculus and solving OD methods.	E's arising in eng	ineering								
Module-1											
<b>Laplace Transforms:</b> Definition an Periodic functions and unit-step funct	d Laplace transform of elementary on problems.	functions. Lapl	ace transforms of								
Inverse Laplace Transforms: Inverse Laplace transform (without Laplace transform. Module-2											
Fourier Series: Periodic functions, I arbitrary period. Half range Fourier se Module-3 Fourier Transforms: Infinite Four	ries. Practical harmonic analysis, ex	amples from engi	neering field.								
transforms. Simple problems.											
<b>Difference Equations and Z-Trans</b> Standard z-transforms, Damping and problems, Inverse z-transform. Simple	shifting rules, initial value and final	c definition, z-tra value theorems (v	nsform-definition, without proof) and								
Module-4											
Numerical Solutions of Ordinary E order and first degree- Taylor's serie order, Milne's and Adam-Bashforth p	es method, Modified Euler's method	d. Range - Kutta	method of fourth								
Module-5											
Numerical Solution of Second Order ODE's: Runge -Kutta method and Milne's predictor and corrector method.(No derivations of formulae).											
<b>Calculus of Variations:</b> Variation Geodesics, hanging chain, problems.		tional problems,	Euler's equation,								
<b>Course Outcomes:</b> At the end of the	course the student will be able to:										
	and inverse Laplace transform in sol- ontrol systems and other fields of eng		integral equation								

- □ CO2: Demonstrate Fourier series to study the behaviour of periodic functions and their applications in system communications, digital signal processing and field theory.
- CO3: Make use of Fourier transform and Z-transform to illustrate discrete/continuous function arising in wave and heat propagation, signals and systems.
- CO4: Solve first and second order ordinary differential equations arising in engineering problems using single step and multistep numerical methods.
- CO5:Determine the extremals of functionals using calculus of variations and solve problems arising in dynamics of rigid bodies and vibrational analysis.

# **Question paper pattern:**

- 1. The question paper will have ten full questions carrying equal marks.
- 2. Each full question will be for 20 marks.
- □ There will be two full questions (with a maximum of four sub- questions) from each module.

Sl. No.	Title of the Book	Name of the Author/s	Name of the Publisher	Edition and Year
Textb	ooks			

1	Advanced Engineering Mathematics	E. Kreyszig	John Wiley & Sons	10 <sup>th</sup> Edition, 2016					
2	Higher Engineering Mathematics	B. S. Grewal	Khanna Publishers	44 <sup>th</sup> Edition, 2017					
3	Engineering Mathematics	Srimanta Pal et al	Oxford University Press	3 <sup>rd</sup> Edition, 2016					
Reference	Books								
1	Advanced Engineering Mathematics	C. Ray Wylie, Louis C. Barrett	McGraw-Hill Book Co	6 <sup>th</sup> Edition, 1995					
2	Introductory Methods of Numerical Analysis	S. S. Sastry	Prentice Hall of India	4 <sup>th</sup> Edition 2010					
3	Higher Engineering Mathematics	B.V. Ramana	McGraw-Hill	11 <sup>th</sup> Edition,2010					
4	A Text Book of Engineering Mathematics	N. P. Bali and Manish Goyal	Laxmi Publications	2014					
5	Advanced Engineering Mathematics	Chandrika Prasad and Reena Garg	Khanna Publishing,	2018					
Web links	and Video Lectures:								
1. http://nj	ptel.ac.in/courses.php?discipline	D=111							
2. http://w	ww.class-central.com/subject/ma	ath(MOOCs)							
	3. http://academicearth.org/								
4. VTU EI	DUSAT PROGRAMME - 20								

# **B. E. (EC / TC)** Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER - III

NETWORK THEORY				
Course Code	18EC32	CIE Marks	40	
Number of Lecture Hours/Week	03 + 2 (Tutorial)	SEE marks	60	
		Exam Hours	03	

**CREDITS - 04** 

Course Learning Objectives: This course will enable students to:

Describe basic network concepts emphasizing source transformation, source shifting, mesh and nodal techniques to solve for resistance/impedance, voltage, current and power.

Explain network Thevenin's, Millman's, Superposition, Maximum Power transfer and Norton's Theorems and apply them in solving the problems related to Electrical Circuits.

Explain the behavior of networks subjected to transient conditions.

Use applications of Laplace transforms to network problems.

Study two port network parameters like Z, Y, T and h and their inter-relationships and applications.

Study of RLC Series and parallel tuned circuit.

	RBT Level
Module – 1	
<b>Tasic Concepts:</b> Practical sources, Source transformations, Network reduction using Star – Delta transformation, Loop and node analysis with linearly dependent and independent source for DC and AC networks.	s L1, L2, L3, L4
Module – 2	
<b>etwork Theorems:</b> uperposition, Millman's theorems, Thevinin's and Norton's theorems, Maximum Power ansfer theorem.	L1, L2, L3, L4
Module – 3	
<b>Transient behavior and initial conditions:</b> Behavior of circuit elements under switching ondition and their Representation, evaluation of initial and final conditions in RL, RC and LC circuits for AC and DC excitations.	L1 , L2 , L3
Module – 4	
aplace Transformation & Applications: Solution of networks, step, ramp and impulse esponses, waveform Synthesis.	L1, L2, L3, L4
Module – 5	-
wo port network parameters: Definition of Z, Y, h and Transmission parameters, modelling with these parameters, relationship between parameters sets. Resonance: eries Resonance: Variation of Current and Voltage with Frequency, Selectivity and andwidth, Q-Factor, Circuit Magnification Factor, Selectivith with Variable Capacitance, electivity with Variable Inductance. arallel Resonance: Selectivity and Bandwidth, Maximum Impedance Conditions with C, L nd f Variable, current in Anti-Resonant Circuit, The General Case-Resistance Present in both	L1, L2, L3, L4

**Course Outcomes:** At the end of the course, the students will be ableto

Determine currents and voltages using source transformation/ source shifting/ mesh/ nodal analysis and reduce given network using star-delta transformation/source transformation/ source shifting.

Solve network problems by applying Superposition/ Reciprocity/ Thevenin's/ Norton's/ Maximum Power Transfer/ Millman's Network Theorems and electrical laws to reduce circuit complexities and to arrive at feasible solutions.

Calculate current and voltages for the given circuit under transient conditions.

Apply Laplace transform to solve the given network.

Solve the given network using specified two port network parameter like Z or Y or T or h.

# Understand the concept of resonance

# Question paper pattern:

Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks. Each full question can have a maximum of 4 sub questions.

There will be 2 full questions from each module covering all the topics of the module.

Students will have to answer 5 full questions, selecting one full question from each module.

The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

# **Text Books:**

1. M.E. Van Valkenberg (2000), -Network analysis, Prentice Hall of India, 3rdedition, 2000, ISBN: 9780136110958.

2. Roy Choudhury, -Networks and systems, 2nd edition, New Age International Publications, 2006,

ISBN: 9788122427677

# **Reference Books:**

- 1. Hayt, Kemmerly and Durbin Engineering Circuit Analysis, TMH 7th Edition, 2010.
- 2. J. David Irwin /R. Mark Nelms, -Basic Engineering Circuit Analysis , John Wiley, 8thed, 2006.
- 3. Charles K Alexander and Mathew N O Sadiku, Fundamentals of Electric Circuits, Tata McGraw-Hill, 3rd Ed, 2009.

# B. E. (EC / TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – III

Course Code	18EC33	ES CIE Marks	40
Number of Lecture Hours/Week	03	SEE marks	60
<b>Fotal Number of Lecture Hours</b>	40 (8 Hours / Module)	Exam Hours	03
	<u>.</u>		
	CREDITS – 03		
<b>Irse Learning Objectives:</b> This course			
Understand the basics of semiconductor Describe the mathematical models BJTs			
Understand the construction and working			
Understand the fabrication process of se			tion.
	dule-1		RBT Level
Semiconductors			
Bonding forces in solids, Energy bands, M	Aetals, Semiconductors and	d Insulators, Direct	
nd Indirect semiconductors, Electrons ar			L1,L2
Conductivity and Mobility, Drift and Res			<i>,</i>
nobility, Hall Effect. (Text 1: 3.1.1, 3.1.1	2, 3.1.3, 3.1.4, 3.2.1, 3.2.3,	3.2.4, 3.4.1, 3.4.2,	
3.4.3, 3.4.5).			
Mo	dule-2		
P-N Junctions			
orward and Reverse biased junctions- Q	1		
unction, reverse bias, Reverse bias break		walanche	
reakdown, Rectifiers. (Text 1: 5.3.1, 5.3			
Optoelectronic Devices Photodiodes: Cur			L1,L2
Solar Cells, Photodetectors. Light Emittir	ig Diode: Light Emitting m	naterials.(Text I:	
8.1.1, 8.1.2, 8.1.3, 8.2, 8.2.1)			
	lule – 3		
Bipolar Junction Transistor Fundamentals of BJT operation, Amplific	estion with DITS DIT Eak	mination Tha	
coupled Diode model (Ebers-Moll Model			
aturation, switching cycle, specifications			L1,L2
Avalanche breakdown. (Text 1: 7.1, 7.2,			11,12
	dule-4	,	
Field Effect Transistors			
Basic pn JFET Operation, Equivalent Cir	cuit and Frequency Limitat	tions, MOSFET-	
wo terminal MOS structure- Energy bar			L1,L2
Characteristics and Frequency Effects, Ba	1		
Current-Voltage Characteristics. (Text 2:	9.1.1, 9.4, 9.6.1, 9.6.2, 9.7	.1, 9.7.2, 9.8.1,	
.8.2).			
	J. 1. 5		
	dule-5		
<b>Fabrication of p-n junctions</b>	mal Dragoning Ion incl	ntation abamical	
hermal Oxidation, Diffusion, Rapid The apour deposition, photolithography, Etcl			
ntegrated Circuits	inig, metanization. (Text I		L1,L2
	<b>.</b>	an of Other Circuit	11,12
	ocess Integration Integrati	on of Chner Chrenner	
Background, Evolution of ICs, CMOS Pr Elements. (Text 1: 9.1, 9.2, 9.3.1, 9.3.3).	ocess Integration, Integrati	on of Other Circuit	

Understand the principles of semiconductor Physics Understand the principles and characteristics of different types of semiconductor devices

Understand the fabrication process of semiconductor devices

Utilize the mathematical models of semiconductor junctions and MOS transistors for circuits and systems.

# **Question paper pattern:**

Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks. Each full question can have a maximum of 4 sub questions.

There will be 2 full questions from each module covering all the topics of the module.

Students will have to answer 5 full questions, selecting one full question from each module.

The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

# Text Books:

1. Ben. G. Streetman, Sanjay Kumar Banergee, "Solid State Electronic Devices", 7thEdition, Pearson Education, 2016, ISBN 978-93-325-5508-2.

2. Donald A Neamen, Dhrubes Biswas, "Semiconductor Physics and Devices", 4th Edition, MCGraw Hill Education, 2012, ISBN 978-0-07-107010-2.

# **Reference Books:**

1. S. M. Sze, Kwok K. Ng, "Physics of Semiconductor Devices", 3rd Edition, Wiley, 2018.

2. A. Bar-Lev, "Semiconductor and Electronic Devices", 3rd Edition, PHI, 1993.

Choice Based Credit S	B. E. (EC / TC) System (CBCS) and Outcome Base	d Education (OB	E)
	<b>SEMESTER – III</b> DIGITAL SYSTEM DESIGN		
Course Code	18EC34	<b>CIE Marks</b>	40
Number of Lecture Hours/Week	03	SIE Marks	60
Fotal Number of Lecture Hours	40 (08 Hours per Module)	Exam Hour	03
	CREDITS – 03		
	raic equations using Karnaugh Maps an gital Multiplexer, Adders, Subtractor , Registers and Counters. lels. ponous Sequential Circuits.		
	Module – 1		<b>RBT</b> Level
<b>Principles of combinational logic</b> : Det Generation of switching equations from Incompletely specified functions (Do Quine-McClusky techniques – 3 & 4 v ( <b>Text 1 - Chapter 3</b> )	n truth tables, Karnaugh maps-3,4,5 n't care terms) Simplifying Max	variables,	L1, L2, L3
	Module – 2		
Analysis and design of combinations Adders and subtractors, Look ahead ca Programmable Logic Devices, Comple (Text 3 - Chapter 9, 9.6 to 9.8)	rry, Binary comparators.(Text 1 - C		L1, L2, L3
( · · · · · · · · · · · · · · · · · · ·	Module -3		
<b>Flip-Flops and its Applications:</b> Basi flops (pulse-triggered flip-flops): SR Registers, binary ripple counters, and s	flip-flops, JK flip-flops, Characte	ristic equations,	L1, L2, L3
	Module -4		
Sequential Circuit Design: Design of mod-n counter using clockedJK, D, T a Mealy and Moore models, State machi Chapter 6)	of a synchronous counter,Design of a and SR flip-flops. (Text 2 - Chapter	6)	L1, L2, L3
• •	Module -5		
Applications of Digital Circuits: D construction of state graphs, Design Ex (Comparator), Design of Sequential Ci Serial Adder with Accumulator, Design (Text 3 – 14.1, 14.3, 16.2, 16.3, 16.4, 1	cample – Code Converter, Design of rcuits using ROMs and PLAs,CPLD n of Binary Multiplier, Design of Bin	Iterative Circuits s and FPGAs,	L1, L2, L3
Design the combinational logic	tional and sequential logic circuits. circuits. sing SR, JK, D, T flip-flops and Mea	ly & Moore machi	nes
Question paper pattern:			
<ul> <li>Examination will be conducted 20 marks.</li> <li>Each full question can have a mark</li> </ul>	for 100 marks with question paper c aximum of 4 sub questions.	ontaining 10 full q	uestions, each of
-	om each module covering all the top	ics of the module.	

- □ Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

## **Text Books:**

- 1. John M Yarbrough,-Digital Logic Applications and Design, Thomson Learning,2001.
- 2. Donald D. Givone, —Digital Principles and Designl, McGraw Hill, 2002.
- 3. Charles H Roth Jr., Larry L. Kinney —Fundamentals of Logic Design, CengageLearning, 7<sup>th</sup> Edition.

## **Reference Books:**

- 1. D. P. Kothari and J. S Dhillon, -Digital Circuits and Designl, Pearson, 2016,
- 2. Morris Mano, —Digital Designl, Prentice Hall of India, Third Edition.
- 3. K. A. Navas, —Electronics Lab Manuall, Volume I, PHI, 5th Edition, 2015.

## **B. E. (EC / TC)** Choice Based Credit System (CBCS) and Outcome Based Education (OBE) **SEMESTER – III COMPUTER ORGANIZATION AND ARCHITECTURE Course Code** 18EC35 **CIE Marks** 40 Number of Lecture Hours/Week 03 **SEE Marks** 60 **Total Number of Lecture Hours** 40 (08Hours per Module) **Exam Hours** 03 **CREDITS-03** Course Learning Objectives: This course will enable students to: Explain the basic sub systems of a computer, their organization, structure and operation. Illustrate the concept of programs as sequences of machine instructions. Demonstrate different ways of communicating with I/O devices Describe memory hierarchy and concept of virtual memory. Illustrate organization of simple pipelined processor and other computing systems. Module 1 **RBT Level** Basic Structure of Computers: Computer Types, Functional Units, Basic Operational Concepts, Bus Structures, Software, Performance - Processor Clock, Basic Performance Equation (upto 1.6.2 of Chap 1 of Text). L1. L2. L3 Machine Instructions and Programs: Numbers, Arithmetic Operations and Characters, IEEE standard for Floating point Numbers, Memory Location and Addresses, Memory Operations, Instructions and Instruction Sequencing (upto 2.4.6 of Chap 2 and 6.7.1 of Chap 6 of Text). Module 2 Addressing Modes, Assembly Language, Basic Input and Output Operations, Stacks and Queues, Subroutines, Additional Instructions (from 2.4.7 of Chap 2, except 2.9.3, 2.11 & L1, L2, L3 2.12 of Text). Module 3 Input/Output Organization: Accessing I/O Devices, Interrupts – Interrupt Hardware, Enabling and Disabling Interrupts, Handling Multiple Devices, Controlling Device Requests, L1, L2, L3 Direct Memory Access(upto 4.2.4 and 4.4 except 4.4.1 of Chap 4 of Text). Module 4 Memory System: Basic Concepts, Semiconductor RAM Memories-Internal organization of memory chips, Static memories, Asynchronous DRAMS, Read Only Memories, Cash Memories, Virtual Memories, Secondary Storage-Magnetic Hard Disks (5.1, 5.2, 5.2.1, 5.2.2, L1, L2, L3 5.2.3, 5.3, 5.5 (except 5.5.1 to 5.5.4), 5.7 (except 5.7.1), 5.9, 5.9.1 of Chap 5 of Text). Module 5 Basic Processing Unit: Some Fundamental Concepts, Execution of a Complete Instruction,

- **Course Outcomes:** After studying this course, students will be able to:
  - Explain the basic organization of a computer system.

7.5.1 to 7.5.6 of Chap 7 of Text).

 $\hfill\square$  Explain different ways of accessing an input / output device including interrupts.

Multiple Bus Organization, Hardwired Control, Microprogrammed Control (upto 7.5 except

- □ Illustrate the organization of different types of semiconductor and other secondary storage memories.
- □ Illustrate simple processor organization based on hardwired control and micro programmed control.

L1,L2, L3

# **Question paper pattern:**

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module
- □ The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

# **Text Book:**

1. Carl Hamacher, ZvonkoVranesic, SafwatZaky: Computer Organization, 5<sup>th</sup> Edition, Tata McGraw Hill, 2002.

# **Reference Books:**

- David A. Patterson, John L. Hennessy: Computer Organization and Design The Hardware / Software Interface ARM Edition, 4<sup>th</sup> Edition, Elsevier, 2009.
- 2. William Stallings: Computer Organization & Architecture, 7<sup>th</sup> Edition, PHI, 2006.
- 3. Vincent P. Heuring& Harry F. Jordan: Computer Systems Design and Architecture, 2<sup>nd</sup> Edition, Pearson Education, 2004.

	Choice Based Credit System	B. E. (EC / TC) (CBCS) and Outcome Based SEMESTER – III	d Education (	(OBE)
		ONICS AND INSTRUMEN	TATION	
Course	Code	18EC36	CIE Ma	rks 40
Numbe	r of Lecture Hours/Week	03	SEE Ma	rks 60
Fotal	Number of Lecture Hours	40 (8 Hours/ Module)	Exam Ho	ours 03
		CREDITS – 03		
	Learning Objectives: This course will Study and analysis of thyristor circuits v Learn the applications of power devices Jnderstand types of instrument errors. Develop circuits for multirange Ammeter Describe principle of operation of digitar Jnderstand the operation of Transducer	vith different triggering condi in controlled rectifiers, conve ers and Voltmeters. Il measuring instruments and I	erters and inve Bridges.	erters.
	Modul	e-1		RBT Level
Thyris Turn-C Comm Circuit		urn-OFF Methods: Natural an ate Trigger Circuit: Resistanc Unijunction Transistor: Basic	d Forced e Firing	L1, L2
DI	Modul		1.0.11	
control Chopp	<b>Controlled Converter:</b> Control technic lled rectifier with resistive and inductive <b>bers:</b> Chopper Classification, Basic Cho b/down choppers. (Text 1)	e loads, effect of freewheeling	g diode.	L1,L2, L3
	Modul			
load. Switch Conver Princi Static	ers: Classification, Single phase Half b ned Mode Power Supplies: Isolated rter.(Text 1) ples of Measurement: Static Charact Error. (Text 2: 1.2-1.6) ange Ammeters, Multirange voltmeter.	Flyback Converter, Isolated	Forward	L1,L2, L3
	Modul	e-4		
Compe 5.5, 5.0 Digital Functio Bridge Capaci	I Multimeter: Digital Frequency Meter on Generator. es: Measurement of resistance: Whe tance and Inductance Comparison brid 2: refer 6.2, 6.3 upto 6.3.2, 6.4 upto 6.	ations type DVM ( <b>Text 2: 5.</b> r and Digital Measurement of atstone's Bridge, AC Br ge, Wien's bridge. <b>4.2, 8.8, 11.2, 11.8-11.10, 11</b> .	1-5.3, Time, idges- 14).	L1, L2
	Modul	e-5		L1,L2, L3

<ul> <li>Transducers: Introduction, Electrical Transducer, Resistive Transducer, Resistive position Transducer, Resistance Wire Strain Gauges, Resistance Thermometer, Thermistor, LVDT.</li> <li>(Text 2: 13.1-13.3, 13.5, 13.6 upto 13.6.1, 13.7, 13.8, 13.11).</li> <li>Instrumentation Amplifier using Transducer Bridge, Temperature indicators using Thermometer, Analog Weight Scale</li> <li>(Text 2: 14.3.3, 14.4.1, 14.4.3).</li> <li>Programmable Logic Controller: Structure, Operation, Relays and Registers (Text 2: 21.15.2, 21.15.3, 21.15.5, 21.15.6).</li> </ul>
Course Outcomes: At the end of the course students should be able to:
□ Build and test circuits using power electronic devices.
□ Analyze and design controlled rectifier, DC to DC converters, DC to AC inverters and SMPS.
□ Define instrument errors.
Develop circuits for multirange Ammeters, Voltmeters and Bridges to measure passive component values and frequency.
Describe the principle of operation of Digital instruments and PLCs.
Use Instrumentation amplifier for measuring physical parameters.
Question paper pattern:
□ Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
□ Each full question can have a maximum of 4 sub questions.
□ There will be 2 full questions from each module covering all the topics of the module.
□ Students will have to answer 5 full questions, selecting one full question from each module.
□ The total marks will be proportionally reduced to 60 marks as SEE marks is 60.
Text Books:
<ol> <li>M.D Singh and K B Khanchandani, Power Electronics, 2nd Edition, Tata Mc-Graw Hill, 2009, ISBN 0070583897</li> </ol>
2. H. S. Kalsi, "Electronic Instrumentation", McGraw Hill, 3, 2012, ISBN: 9780070702066.
Reference Books:
<ol> <li>Mohammad H Rashid, Power Electronics, Circuits, Devices and Applications, 3<sup>rd</sup>/4<sup>th</sup> Edition, Pearson Education Inc, 2014, ISBN: 978-93-325-1844-5.</li> </ol>
2. L. Umanand, Power Electronics, Essentials and Applications, John Wiley India Pvt. Ltd, 2009.
3. David A. Bell, "Electronic Instrumentation & Measurements", Oxford University Press PHI 2 <sup>nd</sup>

- Bavid A. Ben, "Electronic instrumentation & Measurements", Oxford University Press PHP2 Edition, 2006, ISBN 81-203-2360-2.
   A. D. Helfrick and W.D. Cooper, "Modern Electronic Instrumentation and Measuring Techniques", Pearson, 1<sup>st</sup> Edition, 2015, ISBN: 9789332556065.

B. E. (EC / TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE)						
Choice Daseu C	SEMESTER – III	(OBE)				
ELECTRONIC	ELECTRONIC DEVICES AND INSTRUMENTATION LABORATORY					
Laboratory Code	18ECL37	CIE Marks	40			
Number of Lecture Hours/Week	02 Hr Tutorial (Instructions) + 02 Hours Laboratory	SEE Marks	60			
RBT Level	L1, L2, L3	Exam Hours	03			
	CREDITS – 02	•				
Course Learning Objectives: This	a laboratory course enables students to					
□ Understand the circuit schemat						
□ Study the characteristics of dif	ferent electronic devices.					
	nic circuits as per the specifications using discrete electro	nic components.				
<b>e</b> 1	e which can be used for electronic circuit simulation.	1				
	Laboratory Experiments					
PA	RT A : Experiments using Discrete components					
	ode clipping (single/double ended) and clamping circuits	(positive/negative	e).			
	ave rectifier with and without filter and measure the ripp		,			
	and design a Simple Zener voltage regulator determine		lation.			
	noto diode and turn on an LED using LDR					
5. Static characteristics of SCR.	_					
6. SCR Controlled HWR and FV						
7. Conduct an experiment to mea	asure temperature in terms of current/voltage using a tem	perature sensor bi	ridge.			
8. Measurement of Resistance us	sing Wheatstone and Kelvin's bridge.	_	-			
	PART-B : Simulation using EDA software					
	ice, MultiSim, Proteus, Circuit Lab or any equivalent					
	ics of BJT Common emitter configuration and evaluation	n of parameters.				
	stics of a JFET and MOSFET.					
3. UJT triggering circuit for Con						
4. Design and simulation of Reg						
	ion of this laboratory course, the students will be able to					
	of various electronic devices and measurement of parameters	eters.				
Design and test simple electron	nic circuits.					
□ Use of circuit simulation softw	are for the implementation and characterization of electro	onic circuits				
and devices.						
<b>Conduct of Practical Examination</b>						
	to be considered for practical examination.					
□ For examination one question from <b>PART-A</b> and one question from <b>PART-B</b> or only one question from <b>PART-A</b> experiments based on the complexity, to be set.						
□ Students are allowed to pick or						
$\Box$ Strictly follow the instructions	as printed on the cover page of answer script for breakup	o of marks.				
□ Change of experiment is allow	ed only once and Marks allotted to the procedure part to	be made zero.				
Reference books						
	of Electronic Devices and Circuits Lab Manual, 5th Editi	on, 2009,				
2	uction to PSpice using OrCAD for circuits and electronic	es", 3rd Edition,				

Choice B	B. E. (EC / TC) ased Credit System (CBCS) and Outcom SEMESTER – II		OBE)
	DIGITAL SYSTEM DESIGN I	ABORATORY	
Laboratory Code	18ECL38	IA Marks	40
Number of Lecture Hours/Week	02Hr Tutorial (Instructions) + 02 Hours Laboratory	Exam Mark	60
		Exam Hour	03
	CREDITS – 02		-
<ul> <li>Full/Parallel Add</li> <li>Multiplexer using</li> <li>Demultiplexers as</li> </ul>	orem, SOP, POS forms ers, Subtractors and Magnitude Comparato glogicgates	Students to r	Get practical
NOTE:			
1. Use discrete component numbers given are su	nts to test and verify the logic gates. The IC ggestive; any equivalent ICs can be used. 11 and 12 any open source or licensed	2	Revised Bloom's Taxonomy (RBT) Level
2. For experiment No. simulation tool may b			(KBI) Level
Laboratory Experiments	:		
<ol> <li>Verify         <ol> <li>Demorgan'sTheo</li> <li>The sum-of produuniversal gates.</li> </ol> </li> </ol>	remfor2variables. act and product-of-sum expressions using		L1, L2, L3
	Adder using i) basic gates. ii) NAND gates		L3, L4
3.Designandimplement (i) 4-bitParallelAdder/Su	E Full subtractor using i) basic gates ii) NA btractor using IC 7483. code conversion and vice-versa.	ND gates	L3, L4
<ol> <li>Design and Implement</li> <li>(i) 1-bit Comparator</li> </ol>			L3, L4
<ul><li>5. Realize</li><li>(I) Adder &amp; Subtactors</li><li>(II) 4-variable function</li></ul>	using IC 74153. n using IC74151(8:1MUX).		L2, L3, L4
6. Realize (i) Adder &Su (ii) Binary to	btractors using IC74139. Gray code conversion & vice-versa (74139	)	L2, L3, L4
7. Realize the following Master-Slave JK, D &	flip-flops using NANDGates. T Flip-Flop.		L2, L3
	shift registers usingIC7474/7495 )) PISO(iv) )PIPO (v) Ring (vi) Johnson co	ounter	L2, L3

usi (ii)	alize (i) Design Mod – N Synchronous Up Counter & Down Counter ang 7476 JK Flip-flop Mod-N Counter using IC7490 / 7476 ) Synchronous counter using IC74192	L2, L3		
10.	Design Pseudo Random Sequence generator using 7495.	L2, L3		
11.	Design Serial Adder with Accumulator and Simulate using Simulation tool.	L2, L3, L4		
12.	Design Binary Multiplier and Simulate using Simulation tool.	L2, L3, L4		
Course	e Outcomes: On the completion of this laboratory course, the students will be able to:	:		
	Demonstrate the truth table of various expressions and combinational circuits using	logicgates.		
<ul> <li>Design various combinational circuits such as adders, subtractors, comparators, multiplexers and demultiplexers.</li> <li>Construct flips-flops, counters and shift registers.</li> <li>Simulate Serial adder and Binary Multiplier.</li> </ul>				
Condu	ct of Practical Examination:			
	All laboratory experiments are to be included for practical examination. Students are allowed to pick one experiment from the lot.			
	Strictly follow the instructions as printed on the cover page of answer script for brea	kup of marks.		

□ Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

	SEMESTER -II / III		
Course Code	Aadalitha Kannad	a	
Teaching Hours/Week (L:T:P)	18KAK28/39/49 (0:2:0)	CIE Marks	100
Credits	01	CIL Marks	100
<b>ಆಡಳಿತ ಕನ್ನಡ ಕಲಿಕೆಯ ಉದ್ದೇಶ</b> • ಪದವಿ ವಿದ್ಯಾರ್ಥಿಳಾಗಿರುವುದರಿಂ • ವಿದ್ಯಾರ್ಥಿಗಳಲ್ಲಿ ಕನ್ನಡ ಭಾಷೆಂ • ಕನ್ನಡ ಭಾಷಾ ರಚನೆಯಲ್ಲಿನ ನಿ	<b>ಗಳು:</b> ದ ಆಡಳಿತ ಕನ್ನಡದ ಪರಿಚಯ ನ ಮ ವ್ಯಾಕರಣದ ಬಗ್ಗೆ ಅರಿವು ಮೂ ಯಮಗಳನ್ನು ಪರಿಚಯಿಸುವುದು. ಂಡುಬರುವ ದೋಷಗಳು ಹಾಗೂ ಮತ್ತು ಅರೆ ಸರ್ಕಾರಿ ಪತ್ರವ್ಯವಹಾ ಚನೆ ಬಗ್ಗೆ ಅಸಕ್ತಿ ಮೂಡಿಸುವುದು. ಮಾನ್ಯ ಕನ್ನಡ ಹಾಗೂ ಆಡಳಿತ ಕ <b>ಷಯಗಳ ಪಟ್ಟಿ)</b> ವಿವರಣೆ. ಬವ ಲೋಪದೋಷಗಳು ಮತ್ತು 0	ಡಿಸುವುದು. ಅವುಗಳ ನಿವಾರಣೆ. ಮತ್ತು ಲ ಂರದ ಬಗ್ಗೆ ಅರಿವು ಮೂಡಿಸುವುದ 'ನ್ನಡದ ಪದಗಳ ಪರಿಚಯ ಮಾರಿ	ο.
ಅಧ್ಯಾಯ – 4 ಪತ್ರ ವ್ಯವಹಾರ. ಅಧ್ಯಾಯ – 5 ಆಡಳಿತ ಪತ್ರಗಳು. ಅಧ್ಯಾಯ – 6 ಸರ್ಕಾರದ ಆದೇಶ ಪತ್ರ: ಅಧ್ಯಾಯ – 7 ಸಂಕ್ಷಿಪ್ತ ಪ್ರಬಂಧ ರಚನೆ ಅಧ್ಯಾಯ – 8 ಕನ್ನಡ ಶಬ್ದಸಂಗ್ರಹ. ಅಧ್ಯಾಯ – 9 ಕಂಪ್ಯೂಟರ್ ಹಾಗೂ ವ	(ಪ್ರಿಸೈನ್ ರೈಟಿಂಗ್), ಪ್ರಬಂಧ ಷ ಸಾಹಿತಿ ತಂತ್ರಜ್ಞಾನ.		.ಇರು.
<ul> <li>ಕನ್ನಡ ಭಾಷಾ ರಚನೆಯಲ್ಲಿನ ನಿ</li> <li>ಸಾಮಾನ್ಯ ಅರ್ಜಿಗಳು, ಸರ್ಕಾರಿ</li> <li>ಭಾಷಾಂತರ ಮತ್ತು ಪ್ರಬಂಧ ರ</li> </ul>	ಯವಾಗುತ್ತದೆ. ಯ ವ್ಯಾಕರಣದ ಬಗ್ಗೆ ಅರಿವು ಮೂ ುಯಮಗಳು ಮತ್ತು ಲೇಖನ ಚಿಹ್ನೆ ಮತ್ತು ಅರೆ ಸರ್ಕಾರಿ ಪತ್ರವ್ಯವಹಾ	ಗಳು ಪರಿಚಯಿಸಲ್ಪಡುತ್ತವೆ. 1ರದ ಬಗ್ಗೆ ಅರಿವು ಮೂಡುತ್ತದೆ.	ಮತ್ತವೆ.
ನಿಯಮಗಳ ಪಠ್ಯಪುಸ್ತಕ : ಆಡಳಿತ ಕನ್ನಡ ಷ ಸುಂಪಾರ ಡಾ. ಎಲ ಪ್ರೂ. ವಿ.	ಮಟ್ಟದಲ್ಲಿಯೆ ಆಂತರಿಕ ಪರೀಕ್ಷೆಯಣ ಸು ಮತ್ತು ನಿರ್ದೇಶನದಂತೆ ನಡೆಗತ ಗ <mark>ಠ್ಯ ಮನ್ತುಕ (ಏಚಿಟಿಟಿಚಿಜಚೆ ಜಿ</mark> ಂ	ನ್ನು 100 ಅಂಕಗಳಿಗೆ ವಿಶ್ವವಿದ್ಯಾಲ ಕಕ್ಕದ್ದು. <b>ಡಿ ಂಜಟಭಾಡಿಚಿಣಾಟಿ)</b>	

# B. E. (Common to all Programmes) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER –II & III/IV

	Vyavaharika Kanna	da	
Course Code	18KVK28/39/49		
Teaching Hours/Week (L:T:P)	(0:2:0)	CIE Marks	100
Credits	01		
<b>Course Learning Objectives:</b>			
The course will enable the stude	ents to understand Kannada	and communicate in Kar	nnada language.
Table of Contents:			
Chapter - 1: Vyavaharika kanna	da – Parichaya (Introductio	on to Vyavaharika Kannao	da).
Chapter - 2: Kannada Aksharan	nale haagu uchcharane ( Ka	nnada Alpabets and Pron	unciation).
Chapter - 3: Sambhashanegaagi	e	*	,
Chapter - 4: Kannada Grammar		•	,
Chapter - 5: Activities in Kanna	,	Shaneyann Rannada V yak	urunu).
Course Outcomes:	ua.		
		<b>I</b> Z 1 1 ' (	· 17 1
At the end of the course, the stude language.	nt will be able to understand	Kannada and communicat	e in Kannada
ಪರೀಕೈಯ ವಿಧಾನ : ನಿರಂತರ (	<b>ಆಂತರಿಕ ಮೌಲ.ಮಾಪನ</b> – ಅಭಇ	(ශාඩ්තාඩ්කක ක්ඩිතන්ඩ්ඩ්ඩ්	තුණ්ඩික්සාවේ):
04	ತು ಮಟ್ಟದಲ್ಲಿಯೆ ಆಂತರಿಕ ಪರೀಕ್ತೆ		
	ಬಗಳು ಮತ್ತು ನಿರ್ದೇಶನದಂತೆ ನಂ	· · · ·	
		- w	and shares areas
ಖಿಷ್ಣಾಛಾಖ್ (ಪಠ್ಯಪುಸ್ತಕ): ವ್ಯಾ		ര (റർവങ്ങൾവശങ്ഷ വെന്നം	വജന ഹേഷ്ണം അലം)
	ಸೆಂಪಾದಕರು		
	ಡಾ. ಎಲ್. ತಿಮ್ಮೆ	ಶ	

ಪ್ರೆ. ವಿ. ಕೇಶವಮೂರ್ತಿ ಪ್ರಕಟಣೆ : ಪ್ರಸಾರಾಂಗ, ವಿಶ್ವೇಶ್ವರಯ್ಯ ತಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ, ಬೆಳಗಾವಿ.

# B. E. Common to all Programmes Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER - III

Choice Based Credit	t System (CBCS) and Outcom	e Based Education (O	BE)
CONSTITUTION OF IN	SEMESTER - III DIA, PROFESSIONAL ETHI	CS AND CVBER LAV	W (CPC)
Course Code	18CPC39/49	CIE Marks	40
Teaching Hours/Week (L:T:P)	(1:0:0)	SEE Marks	60
Credits	01	Exam Hours	02
Course Learning Objectives: To			•
<ul> <li>government institutions, fun</li> <li>Understand engineering ethi responsibilities towards soci</li> </ul>	cal codes, structure, procedures, damental rights, directive princi cs and their responsibilities; ide ety. es and cyber laws for cyber safet	ples, and the duties of c ntify their individual ro	citizens
	Module-1	.j	
Introduction to Indian Constitutio			
The Necessity of the Constitution, T the Indian constitution, The Making and Salient features of the Constitu different Complex Situations. Direct society with examples. Fundamental	g of the Constitution, The Role tion of India. Fundamental Rig tive Principles of State Policy	of the Constituent Ass hts and its Restriction (DPSP) and its presen	sembly - Preamble and limitations in at relevance in our
	Module-2		
Union Executive and State Execut	ive:		
Parliamentary System, Federal Syste Union Cabinet, Parliament - LS and Supreme Court of India, Judicial Minister, State Cabinet, State Legis 370.371,371J) for some States.	RS, Parliamentary Committees Reviews and Judicial Activist lature, High Court and Subord	, Important Parliamenta m. State Executives –	ary Terminologies. - Governor, Chief
	Module-3		
Elections, Amendments and Emer	gency Provisions:		
Elections, Electoral Process, and El Constitutional Amendments (How 7,9,10,12,42,44, 61, 73,74, ,75, 86, Provisions, types of Emergencies an <b>Constitutional special provisions:</b>	and Why) and Important Con and 91,94,95,100,101,118 and s d its consequences.	stitutional Amendment some important Case S	ts. Amendments -
Special Provisions for SC and ST, O	Module-4	kwalu Classes.	
<b>Professional / Engineering Ethics:</b>	Wiodule-4		
Scope & Aims of Engineering & P Engineering and Professionalism, H defined in the website of Institution Responsibility. Clash of Ethics, Co Engineering and Engineering Star Engineering, IPRs (Intellectual Prop	Positive and Negative Faces of on of Engineers (India): Profe onflicts of Interest. Responsibi- ndards, the impediments to I	f Engineering Ethics, ( ssion, Professionalism, ilities in Engineering I Responsibility. Trust a	Code of Ethics as , and Professional Responsibilities in
Internet Laws, Cyber Crimes and			
Internet and Need for Cyber Laws, neutrality, Types of Cyber Crimes, 2000, Internet Censorship. Cybercrit	Modes of Regulation of Intern India and cyber law, Cyber Cri mes and enforcement agencies.	mes and the informatio	
Course Outcomes: On completion of CO 1: Have constitutional knowle CO 2: Understand Engineering at CO 3: Understand the the cyberc	edge and legal literacy. nd Professional ethics and respo	nsibilities of Engineers	
Question paper pattern for SEE an	nd CIE:		
	er will be set for 100 marks ar aced to 60. The pattern of the		
1 = 1 + 1 = 1 + 1 + 1 + 1 + 1 = 1 + 1 +	ware also water at the TT ' ''	1-4:	

2. For the award of 40 CIE marks, refer the University regulations 2018.

	2. For the award of 40 CIE marks,	refer the University reg	ulations 2018.	
SI.	Title of the Book	Name of the	Name of the	<b>Edition and Year</b>

No.		Author/s	Publisher	
Textbo	l Dk/s			
1	Constitution of India, Professional Ethics and Human Rights	Shubham Singles, Charles E. Haries, and et al	Cengage Learning India	2018
2	Cyber Security and Cyber Laws	Alfred Basta and et al	Cengage Learning India	2018
Referen	ce Books			
3	Introduction to the Constitution of India	Durga Das Basu	Prentice –Hall,	2008.
4	Engineering Ethics	M. Govindarajan, S. Natarajan, V. S. Senthilkumar	Prentice –Hall,	2004

#### **B. E. Common to all Programmes** Choice Based Credit System (CBCS) and Outcome Based Education (OBE) **SEMESTER - III** ADDITIONAL MATHEMATICS – I (Mandatory Learning Course: Common to All Programmes) (A Bridge course for Lateral Entry students under Diploma quota to BE/B.Tech. programmes) Course Code 18MATDIP31 CIE Marks 40 Teaching Hours/Week (L:T:P) (2:1:0)SEE Marks 60 Exam Hours Credits 0 03 **Course Learning Objectives:** 1. To provide basic concepts of complex trigonometry, vector algebra, differential and integral calculus. 2. To provide an insight into vector differentiation and first order ODE's. Module-1 Complex Trigonometry: Complex Numbers: Definitions and properties. Modulus and amplitude of a complex number, Argand's diagram, De-Moivre's theorem (without proof). Vector Algebra: Scalar and vectors. Addition and subtraction and multiplication of vectors- Dot and Cross products, problems. Module-2 Differential Calculus: Review of elementary differential calculus. Polar curves -angle between the radius vector and the tangent pedal equation- Problems. Maclaurin's series expansions, problems. Partial Differentiation: Euler's theorem for homogeneous functions of two variables. Total derivatives differentiation of composite function. Application to Jacobians of order two. Module-3 Vector Differentiation: Differentiation of vector functions. Velocity and acceleration of a particle moving on a space curve. Scalar and vector point functions. Gradient, Divergence, Curl and Laplacian (Definitions only). Solenoidal and irrotational vector fields-Problems. Module-4 Integral Calculus: Review of elementary integral calculus. Statement of reduction formulae for sin, cos, $\sin \times \cos$ and evaluation of these with standard limits-Examples. Double and triple integrals, problems. Module-5 Ordinary differential equations (ODE's): Introduction-solutions of first order and first degree differential equations: Variable Separable methods, exact and linear differential equations of order one. Application to Newton's law of cooling. Course Outcomes: At the end of the course the student will be able to: 1. CO1: Apply concepts of complex numbers and vector algebra to analyze the problems arising in related area. 2. CO2: Use derivatives and partial derivatives to calculate rate of change of multivariate functions. 3. CO3: Analyze position, velocity and acceleration in two and three dimensions of vector valued functions. CO4: Learn techniques of integration including the evaluation of double and triple integrals. 4. CO5: Identify and solve first order ordinary differential equations. **Question paper pattern:** 1. The question paper will have ten full questions carrying equal marks. Each full question will be for 20 marks. 2. There will be two full questions (with a maximum of four sub- questions) from each module. 3. **Edition and Year** SI. Title of the Book Name of the Name of the Author/s Publisher No. Textbook 43<sup>rd</sup> Edition, 2015 Higher Engineering Mathematics B.S. Grewal Khanna 1 Publishers **Reference Books** 10<sup>th</sup> Edition, 2015 E. Kreyszig Advanced Engineering John Wiley & 1

Sons

Cengage learning

2015

RohitKhurana

Mathematics

Engineering Mathematics Vol.I

2

	BE 2018 Sch	eme Fourth Semester	Syllabus EC / TC	
		E. Common to all Prog		
	Choice Based Credit Sys			n (OBE)
		SEMESTER - IV		
	COMPLEX ANALYSIS,			
Course Co		8MAT41	CIE Marks	40
¥		2:2:0)	SEE Marks	60
Credits	0	3	Exam Hour	s 03
Course L	earning Objectives:			
	o provide an insight into applic nctions arising in potential the			
	o develop probability distribu stribution occurring in digital s			
		Module-1		
	of complex functions: Revubility. Analytic functions:	view of function of		
Construc	tion of analytic functions: Mi		Problems.	
		Module-2		
	al transformations: Introducti	on. Discussion of trans	formations:=, =, = $+$	, ≠
	transformations- Problems.			
	<b>integration:</b> Line integral of a nd problems.	complex function-Cau	chy's theorem and Ca	uchy's integral
		Module-3		
probability	ty Distributions: Review of b y mass/density functions. Bind for mean and standard deviation	omial, Poisson, expone	ntial and normal distr	
		Module-4		
	I Methods: Correlation and reg n -problems. Regression analys			tion and rank
Curve Fit	tting: Curve fitting by the meth $y = + + !$ .			
Module-5	;			
Joint pro	bability distribution: Joint Pro	bability distribution for	or two discrete random	variables, expectation
and covaria		5		
	<b>Theory:</b> Introduction to samp s for means, student's t-distribution			
Course O At the end	<b>Putcomes:</b> I of the course the student will	be able to:		
	se the concepts of analytic fund ectromagnetic field theory.	ction and complex pote	ntials to solve the prob	lems arising in
	tilize conformal transformation sualization and image processi		arising in aerofoil theo	ry, fluid flow
	pply discrete and continuous p engineering field.	e	in analyzing the proba	bility models arising
□ M	lake use of the correlation and	egression analysis to f	t a suitable mathemati	cal model for the
	atistical data. onstruct joint probability distri	outions and demonstrat	e the validity of testing	g the
	pothesis.			
-	paper pattern:	11 quastions according	and mortes	
	question paper will have ten f		quai marks.	
	h full question will be for 20 m		and anostime) for	aaah madula
Sl. No.	re will be two full questions (w Title of the Book	Name of the	Name of the	Edition and Year

		Author/s	Publisher	
Textb	ooks			
1	Advanced Engineering Mathematics	E. Kreyszig	John Wiley & Sons	10 <sup>th</sup> Edition,2016
2	Higher Engineering Mathematics	B. S. Grewal	Khanna Publishers	44 <sup>th</sup> Edition, 2017
3	Engineering Mathematics	Srimanta Pal et al	Oxford University Press	3 <sup>rd</sup> Edition,2016
Refere	ence Books			
1	Advanced Engineering Mathematics	C. Ray Wylie, Louis C.Barrett	McGraw-Hill	6 <sup>th</sup> Edition 1995
2	Introductory Methods of Numerical Analysis	S.S.Sastry	Prentice Hall of India	4 <sup>th</sup> Edition 2010
3	Higher Engineering Mathematics	B. V. Ramana	McGraw-Hill	11 <sup>th</sup> Edition,2010
4	A Text Book of Engineering Mathematics	N. P. Bali and Manish Goyal	Laxmi Publications	2014
Web li	inks and Video Lectures:	•		
1. http	://nptel.ac.in/courses.php?disciplir	neID=111		
2. http	://www.class-central.com/subject/	math(MOOCs)		
3 http	v//academicearth.org/			

http://academicearth.org/
 VTU EDUSAT PROGRAMME - 20

MOSFETs: Biasing in MOS amplifier circuits: Fixing V <sub>GS</sub> , Fixing V <sub>G</sub> , Drain to Gate feedback esistor.       L1, L2,L3         Small signal operation and modeling: The DC bias point, signal current in drain, voltage gain, mall signal equivalent circuit models, transconductance.       L1, L2,L3         Text 1: 3.5(3.5.1, 3.5.3), 3.6(3.6.1 to 3.6.6), 4.5(4.5.1, 4.5.2, 4.5.3), 4.6(4.6.1 to 4.6.6.)       Module -2         MOSFET Amplifier configuration: Basic configurations, characterizing amplifiers, CS       Might frequency model: The gate capacitive effect, unction capacitances and High frequency model: The gate capacitive effect, unction capacitances, High frequency model.       L1, L2, L3         Frequency response of the CS amplifier: The three frequency bands, high frequency response, ow frequency response.       L1, L2, L3         Socillators: FET based Phase shift oscillator, LC and Crystal Oscillators (no derivation)       Fext 1: 4.7(4.7.1 to 4.7.4, 4.7.6) 4.8(4.8.1, 4.8.2, 4.8.3), 4.9, 12.2.2, 12.3.1, 12,3.2]       L1, L2, L3         Module -3         Feedback Amplifier: General feedback structure, Properties of negative feedback, The Four Basic Feedback Topologies, The series-shunt, series-series, shunt-shunt and shunt-series unplifiers (Qualitative Analysis).       L1, L2, L3         Module -3         Module -3         Conversion efficiency, Class AB output stage: Class C tuned Amplifier.         Conversion efficiency, Class AB output stage. Class C tuned Amplifier.         Module -4	Choice Based Credit Syste	B. E. (EC / TC) m (CBCS) and Outcome Based Educa SEMESTER – IV	ation (OBE)		
Subject Code         18EC42         CIE Marks         40           Number of Lecture Hours/Week         3+2 (Tutorial)         SEE Marks         60           Course Learning Objectives: This course will enable students to:         Explain various BJT parameters, connections and configurations.         03           Design and demonstrate the diode circuits and transistor amplifiers.         Explain various BJT parameters, connections and configurations.         03           Course Learning Objectives: This course will enable students to:         Explain various types of FET biasing, and demonstrate the use of FET amplifiers.         03           Construct frequency response of FET amplifiers at various frequencies.         Analyze Power amplifier circuits in different modes of operation.         05           Construct Feedback and Oscillator circuits using FET.         Module 1         8BT Level           Module 1         31T Biasing in BJT amplifier circuits: The Classical Discrete circuit bias (Voltage-livider bias), Biasing using a collector current and transconductance, Base current and nput resistance, Emitter current and input resistance, voltage gain, Separating the signal and the 2C quantities, The hybrid II model.         11, 1, 2, 1, 3           MOSEETS: Biasing in MOS amplifier circuits: Fixing VGS, Fixing VG, Drain to Gate feedback esistor.         11, 1, 2, 1, 3           Simal signal operation and modeling: The DC bias point, signal current in drain, voltage gain, mall signal operations and model.         11, 1, 2, 1, 3           MOSEET: Intern		ANALOG CIRCUITS			
Number of Lecture Hours/Week         3+2 (Tutorial)         SEE Marks         60           CREDITS - 04         Exam Hours         03           Course Learning Objectives: This course will enable students to:         Explain various BJT parameters, connections and configurations.         03           Design and demonstrate the diod circuits and transistor amplifers.         Explain various types of FET biasing, and demonstrate the use of FET amplifiers.         03           Construct frequency response of FET amplifiers at various frequencies.         Analyze Power amplifier circuits in different modes of operation.         Construct Feedback and Oscillator circuits using FET.           Modules         RBT Level         Module -1           3JT Biasing: Biasing in BJT amplifier circuits: The Classical Discrete circuit bias (Voltage- livider bias), Biasing using a collector to base feedback resistor.         RBT level           MOSFET s: Biasing in MOS amplifier circuits: Fixing VGs, Fixing VG, Drain to Gate feedback to Classifier circuit resistance.         L1, L2,L3           WOSFET internal capacitances and High frequency model: The gate capacitive effect, unction capacitances, High frequency model: The base configurations, high frequency response.         L1, L2, L3           WOSFET Amplifier configuration: Basic configurations, characterizing amplifiers, CS mplifier with and without source resistance RS, Source follower.         WOSFET internal capacitances and High frequency model: The gate capacitive effect, unction capacitances, High frequency model: Capacitive feedback, The Four Sais Feedback Topologie			CIF Ma	elze	40
CREDITS - 04         Exam Hours         03           Course Learning Objectives: This course will enable students to:         Explain various BJT parameters, connections and configurations.         Design and demonstrate the diode circuits and transistor amplifiers.         Explain various types of FET biasing, and demonstrate the use of FET amplifiers.         Construct frequency response of FET amplifiers at various frequencies.         Analyze Power amplifier circuits in different modes of operation.         Construct Frequency response of FET isong FET.           Module -1         Module -1         Module -1         Standing and Models: Collector current and transconductance, Base current and nput resistance, Emitter current and input resistance, voltage gain, Separating the signal and the OC quantities. The hybrid II model.         L1, L2, L3           MOSFET: Biasing in MOS amplifier circuits: Fixing VGS, Fixing VG, Drain to Gate feedback esistor.         Simal signal operation and Models: Collector current and transconductance, Base current and nput resistance, woltage gain, Separating the signal and the OC quantities. The hybrid II model.         L1, L2, L3           WOSFET: Biasing in MOS amplifier circuits: Fixing VGS, Fixing VG, Drain to Gate feedback esistor.         L1, L2, L3           mall signal operation and modeling: The DC bias point, signal current in drain, voltage gain, mall signal operation and the Models. Collower.         L1, L2, L3           WOSFET Amplifier configuration: Basic configurations, characterizing amplifiers. CS umplifier with and without source resistance RS, Source follower.         L1, L2, L3           WOSFET Amplifier:					-
CREDITS - 04           Course Learning Objectives: This course will enable students to:           Explain various BJT parameters, connections and configurations.         Explain various BJT parameters, connections and ransistor amplifiers.           Explain various types of FET biasing, and demonstrate the use of FET amplifiers.         Construct frequency response of FET amplifiers at various frequencies.           Analyze Power amplifier circuits in different modes of operation.         Construct Feedback and Oscillator circuits using FET.           Module         Module -1           JJT Biasing: Biasing in BJT amplifier circuits: The Classical Discrete circuit bias (Voltage- tivider bias), Biasing using a collector to base feedback resistor.         RBT Level           MOdule S         RBT Level           MOdule Coll         UOSFET: Stissing in MOS amplifier circuits: Fixing VGS, Fixing VG, Drain to Gate feedback esistor.           Simal signal operation and modeling: The DC bias point, signal current in drain, voltage gain, mall signal equivalent circuit models, transconductance.         L1, L2,L3           MOSFET: Stissing in MOS amplifier circuits: Fixing VGS, Fixing VG, Drain to Gate feedback esistor.         L1, L2,L3           Simal signal operation and modeling: The DC bias point, signal current in drain, voltage gain, mall signal equivalent circuit models, transconductance.         L1, L2,L3           WOSFET: Stress Biasing in MOS amplifier: The three frequency bands, high frequency response, of the CS amplifier vin the three frequency bands, high frequency re	Number of Lecture Hours, week				
Course Learning Objectives: This course will enable students to:       Explain various BJT parameters, connections and configurations.         Design and demonstrate the diode circuits and transistor amplifiers.       Design and demonstrate the diode circuits and transistor amplifiers.         Explain various types of FET biasing, and demonstrate the use of FET amplifiers.       Construct frequency response of FET amplifiers at various frequencies.         Analyze Power amplifier circuits in different modes of operation.       Construct Feedback and Oscillator circuits using FET.         Module 1       Module -1         31T Biasing: Biasing using a collector to base feedback resistor.       Base (Voltage- livider bias), Biasing using a collector to base feedback resistor.         Small signal operation and Models: Collector current and transconductance, Base current and nput resistance, Emitter current and input resistance, voltage gain, Separating the signal and the OC quantities. The hybrid I model.       L1, L2,L3         MOSFET s: Biasing in MOS amplifier circuits: Fixing VGS, Fixing VG, Drain to Gate feedback esistor.       Module -2         MOSFET Amplifier configuration: Basic configurations, characterizing amplifiers, CS mplifier with and without source resistance RS, Source follower.       L1, L2, L3         MOSFET Internal capacitances and High frequency model.       Feguency response, Do- Socillators; FET based Phase shift oscillator, LC and Crystal Oscillators (no derivation) fext 1: 4.7(4.7.1 to 4.7.4, 4.7.6) 4.8(4.8.1, 4.8.2, 4.8.3), 4.9, 12.2.2, 12.3.1, 12.3.2]       L1, L2, L3         Notule -3       Nod		CREDITS – 04		uis	03
Module -1         Str Biasing: Biasing using a collector to base feedback resistor.         Small signal operation and Models: Collector current and transconductance, Base current and nput resistance, Emitter current and input resistance, voltage gain, Separating the signal and the DC quantities, The hybrid II model.         MOSFETs: Biasing in MOS amplifier circuits: Fixing VGs, Fixing VG, Drain to Gate feedback esistor.         Small signal operation and modeling: The DC bias point, signal current in drain, voltage gain, mall signal equivalent circuit models, transconductance.         Text 1: 3.5(3.5.1, 3.5.3), 3.6(3.6.1 to 3.6.6), 4.5(4.5.1, 4.5.2, 4.5.3), 4.6(4.6.1 to 4.6.6) ]         Module -2         WOSFET internal capacitances and High frequency model: The gate capacitive effect, function capacitances and High frequency model: The gate capacitive effect, function capacitances and High frequency model: The gate capacitive effect, function capacitances and High frequency model: The gate capacitive effect, function capacitances and High frequency model: The gate capacitive effect, function capacitances and High frequency frequency response.       L1, L2, L3         Sociallators: FET based Phase shift oscillator, LC and Crystal Oscillators (no derivation)         Feedback Amplifier: General feedback structure, Properties of negative feedback, The Four Basic Feedback Topologies, The series-shunt, series-series, shunt-shunt and shunt-series mplifiers (Qualitative Analysis).         Output Stages and Power Amplifiers: Introduction, Classification of output stages, Class A output stage;	<ul> <li>Explain various BJT parameters, cor</li> <li>Design and demonstrate the diode ci</li> <li>Explain various types of FET biasing</li> <li>Construct frequency response of FET</li> <li>Analyze Power amplifier circuits in</li> </ul>	nections and configurations. rcuits and transistor amplifiers. g, and demonstrate the use of FET ampli I amplifiers at various frequencies. different modes of operation. ircuits using FET.	ifiers.		
BJT Biasing: Biasing in BJT amplifier circuits: The Classical Discrete circuit bias (Voltage- livider bias), Biasing using a collector to base feedback resistor.         Small signal operation and Models: Collector current and transconductance, Base current and nput resistance, Emitter current and input resistance, voltage gain, Separating the signal and the OC quantities, The hybrid II model.       L1, L2,L3         MOSFETS: Biasing in MOS amplifier circuits: Fixing V <sub>GS</sub> , Fixing V <sub>G</sub> , Drain to Gate feedback esistor.       L1, L2,L3         Small signal operation and modeling: The DC bias point, signal current in drain, voltage gain, mall signal equivalent circuit models, transconductance.       L1, L2,L3         Text 1: 3.5(3.5.1, 3.5.3), 3.6(3.6.1 to 3.6.6), 4.5(4.5.1, 4.5.2, 4.5.3), 4.6(4.6.1 to 4.6.6) ]       Module -2         MOSFET Amplifier configuration: Basic configurations, characterizing amplifiers, CS implifier with and without source resistance Rs, Source follower.       L1, L2, L3         WOSFET internal capacitances and High frequency model: The gate capacitive effect, unction capacitances, High frequency model.       L1, L2, L3         Frequency response.       Scillators: FET based Phase shift oscillator, LC and Crystal Oscillators (no derivation)       It.1, L2, L3         Feedback Amplifier: General feedback structure, Properties of negative feedback, The Four 3asic Feedback Topologies, The series-shunt, series-series, shunt-shunt and shunt-series umplifiers (Qualitative Analysis).       L1, L2, L3         Dutput Stages and Power Amplifiers: Introduction, Classification of output stages, Class A butput stage, Class B output stage: Transfer Characterist		Modules		RB	ſ Level
<ul> <li>livider bias), Biasing using a collector to base feedback resistor.</li> <li>Small signal operation and Models: Collector current and transconductance, Base current and nput resistance, Emitter current and input resistance, voltage gain, Separating the signal and the OC quantities, The hybrid II model.</li> <li>MOSFETs: Biasing in MOS amplifier circuits: Fixing VGs, Fixing VG, Drain to Gate feedback esistor.</li> <li>I.1, L2,L3</li> <li>L1, L2,L3</li> <li>L1, L2,L3</li> <li>L1, L2,L3</li> <li>L1, L2,L3</li> <li>MOSFET Amplifier configuration: Basic configurations, characterizing amplifiers, CS unplifier with and without source resistance Rs, Source follower.</li> <li>MOSFET internal capacitances and High frequency model: The gate capacitive effect, unction capacitances, High frequency model.</li> <li>Trequency response of the CS amplifier: The three frequency bands, high frequency response, ow frequency response.</li> <li>Deciliators: FET based Phase shift oscillator, LC and Crystal Oscillators (no derivation)</li> <li>Fext 1: 4.7(4.7.1 to 4.7.4, 4.7.6) 4.8(4.8.1, 4.8.2, 4.8.3), 4.9, 12.2.2, 12.3.1, 12.3,2]</li> <li>Module -3</li> <li>Feedback Amplifier: General feedback structure, Properties of negative feedback, The Four Basic Feedback Topologies, The series-shunt, series-series, shunt-shunt and shunt-series simplifiers (Qualitative Analysis).</li> <li>Dutput Stages and Power Amplifiers: Introduction, Classification of output stages, Class A butput stage, Class A</li></ul>					
Implifier with and without source resistance Rs, Source follower.MOSFET internal capacitances and High frequency model: The gate capacitive effect, (unction capacitances, High frequency model.Frequency response of the CS amplifier: The three frequency bands, high frequency response, ow frequency response.Docillators: FET based Phase shift oscillator, LC and Crystal Oscillators (no derivation)Feet 1: 4.7(4.7.1 to 4.7.4, 4.7.6) 4.8(4.8.1, 4.8.2, 4.8.3), 4.9, 12.2.2, 12.3.1, 12,3,2]Module -3Feedback Amplifier: General feedback structure, Properties of negative feedback, The Four Basic Feedback Topologies, The series-shunt, series-series, shunt-shunt and shunt-series umplifiers (Qualitative Analysis).Dutput Stages and Power Amplifiers: Introduction, Classification of output stages,, Class A boutput stage, Class B output stage: Transfer Characteristics, Power Dissipation, Power Conversion efficiency, Class AB output stage, Class C tuned Amplifier.Text 1: 7.1, 7.2, 7.3, 7.4.1, 7.5.1, 7.6 (7.6.1 to 7.6.3), 13.1, 13.2, 13.3(13.3.1, 13.3.2, 13.3.3, 13.4, 13.7]Module -4Dp-Amp with Negative Feedback and general applications nverting and Non inverting Amplifiers – Closed Loop voltage gain, Input impedance, Output mpedance, Bandwidth with feedback. DC and AC Amplifiers, Summing, Scaling and Averaging Amplifiers, Instrumentation amplifier, Comparators, Zero Crossing Detector, Schmitt trigger.	Small signal operation and Models: Collect input resistance, Emitter current and input resistance, Emitter current and input resist DC quantities, The hybrid Π model. MOSFETs: Biasing in MOS amplifier circur resistor. Small signal operation and modeling: The I small signal equivalent circuit models, transco [Text 1: 3.5(3.5.1, 3.5.3), 3.6(3.6.1 to 3.6.6), 4	<ul> <li>cor current and transconductance, Base consistance, voltage gain, Separating the signits: Fixing V<sub>GS</sub>, Fixing V<sub>G</sub>, Drain to Gato DC bias point, signal current in drain, volonductance.</li> <li>4.5(4.5.1, 4.5.2, 4.5.3), 4.6(4.6.1 to 4.6.6) Module -2</li> </ul>	nal and the ate feedback oltage gain,	L1, L	2,L3
MOSFET internal capacitances and High frequency model: The gate capacitive effect, function capacitances, High frequency model.       Internal capacitances, High frequency model.         Frequency response of the CS amplifier: The three frequency bands, high frequency response, low frequency response.       L1, L2, L3         Scillators: FET based Phase shift oscillator, LC and Crystal Oscillators (no derivation)       Ext 1: 4.7(4.7.1 to 4.7.4, 4.7.6) 4.8(4.8.1, 4.8.2, 4.8.3), 4.9, 12.2.2, 12.3.1, 12,3,2]       L1, L2, L3         Module -3       Module -3         Feedback Amplifier: General feedback structure, Properties of negative feedback, The Four Basic Feedback Topologies, The series-shunt, series-series, shunt-shunt and shunt-series unplifiers (Qualitative Analysis).       L1, L2, L3         Dutput Stages and Power Amplifiers: Introduction, Classification of output stages, Class A boutput stage, Class B output stage, Class C tuned Amplifier.       L1, L2, L3         Text 1: 7.1, 7.2, 7.3, 7.4.1, 7.5.1, 7.6 (7.6.1 to 7.6.3), 13.1, 13.2, 13.3(13.3.1, 13.3.2, 13.3.3, 13.4, 13.7)]       L1, L2, L3         Module -4       Dp-Amp with Negative Feedback and general applications not inverting Amplifiers – Closed Loop voltage gain, Input impedance, Output mpedance, Bandwidth with feedback. DC and AC Amplifiers, Summing, Scaling and Averaging Amplifiers, Instrumentation amplifier, Comparators, Zero Crossing Detector, Schmitt trigger.       L1, L2, L3	<b>MOSFET Amplifier configuration:</b> Basic	configurations, characterizing amplif	iers, CS		
Feedback Amplifier: General feedback structure, Properties of negative feedback, The Four         Basic Feedback Topologies, The series-shunt, series-series, shunt-shunt and shunt-series         Implifiers (Qualitative Analysis).         Dutput Stages and Power Amplifiers: Introduction, Classification of output stages,, Class A         putput stage, Class B output stage: Transfer Characteristics, Power Dissipation, Power         Conversion efficiency, Class AB output stage, Class C tuned Amplifier.         Text 1: 7.1, 7.2, 7.3, 7.4.1, 7.5.1, 7.6 (7.6.1 to 7.6.3), 13.1, 13.2, 13.3(13.3.1, 13.3.2, 13.3.3, 13.4, 13.7)]         Module -4         Op-Amp with Negative Feedback and general applications         nverting and Non inverting Amplifiers – Closed Loop voltage gain, Input impedance, Output         mpedance, Bandwidth with feedback. DC and AC Amplifiers, Summing, Scaling and Averaging         Amplifiers, Instrumentation amplifier, Comparators, Zero Crossing Detector, Schmitt trigger.	<b>MÔSFET internal capacitances and Hig</b> Junction capacitances, High frequency model <b>Frequency response of the CS amplifier</b> : The Low frequency response. <b>Oscillators:</b> FET based Phase shift oscillator,	<ul> <li>h frequency model: The gate capacit.</li> <li>he three frequency bands, high frequenc</li> <li>LC and Crystal Oscillators (no derivation)</li> </ul>	y response,	L1, L	2, L3
Feedback Amplifier: General feedback structure, Properties of negative feedback, The Four         Basic Feedback Topologies, The series-shunt, series-series, shunt-shunt and shunt-series         Implifiers (Qualitative Analysis).         Dutput Stages and Power Amplifiers: Introduction, Classification of output stages,, Class A         putput stage, Class B output stage: Transfer Characteristics, Power Dissipation, Power         Conversion efficiency, Class AB output stage, Class C tuned Amplifier.         Text 1: 7.1, 7.2, 7.3, 7.4.1, 7.5.1, 7.6 (7.6.1 to 7.6.3), 13.1, 13.2, 13.3(13.3.1, 13.3.2, 13.3.3, 13.4, 13.7)]         Module -4         Op-Amp with Negative Feedback and general applications         nverting and Non inverting Amplifiers – Closed Loop voltage gain, Input impedance, Output         mpedance, Bandwidth with feedback. DC and AC Amplifiers, Summing, Scaling and Averaging         Amplifiers, Instrumentation amplifier, Comparators, Zero Crossing Detector, Schmitt trigger.		Module -3			
Module -4           Op-Amp with Negative Feedback and general applications           nverting and Non inverting Amplifiers – Closed Loop voltage gain, Input impedance, Output           mpedance, Bandwidth with feedback. DC and AC Amplifiers, Summing, Scaling and Averaging           Amplifiers, Instrumentation amplifier, Comparators, Zero Crossing Detector, Schmitt trigger.	Basic Feedback Topologies, The series-shu amplifiers (Qualitative Analysis). <b>Output Stages and Power Amplifiers:</b> Intro output stage, Class B output stage: Transf Conversion efficiency, Class AB output stage	cture, Properties of negative feedback, T int, series-series, shunt-shunt and shu duction, Classification of output stages, fer Characteristics, Power Dissipation, c, Class C tuned Amplifier.	nt-series , Class A Power	L1, L	2, L3
<b>Dp-Amp with Negative Feedback and general applications</b> nverting and Non inverting Amplifiers – Closed Loop voltage gain, Input impedance, Output mpedance, Bandwidth with feedback. DC and AC Amplifiers, Summing, Scaling and Averaging Amplifiers, Instrumentation amplifier, Comparators, Zero Crossing Detector, Schmitt trigger.	· /*	Module -4			
Text 2: 3.3(3.3.1 to 3.3.6), 3.4(3.4.1 to 3.4.5) 6.2, 6.5, 6.6 (6.6.1), 8.2, 8.3, 8.4] Module -5	Inverting and Non inverting Amplifiers – Clo impedance, Bandwidth with feedback. DC an Amplifiers, Instrumentation amplifier, Compa	eral applications sed Loop voltage gain, Input impedance d AC Amplifiers, Summing, Scaling and arators, Zero Crossing Detector, Schmitt o 6.2, 6.5, 6.6 (6.6.1), 8.2, 8.3, 8.4]	d Averaging	L1,L2	2, L3

<b>Op-Amp Circuits</b> : DAC - Weighted resistor and R-2R ladder, ADC- Successive approximation type, Small Signal half wave rectifier, Active Filters, First and second order low-pass and high-	
pass Butterworth filters, Band-pass filters, Band reject filters.	
555 Timer and its applications: Monostable and a stable Multivibrators.	L1, L2, L3
[Text 2: 8.11(8.11.1a, 8.11.1b), 8.11.2a, 8.12.2, 7.2, 7.3, 7.4, 7.5, 7.6, 7.8, 7.9, 9.4.1, 9.4.1(a), 9.4.3, 9.4.3(a)]	
Course Outcomes: At the end of this course students will demonstrate the ability to	
□ Understand the characteristics of BJTs and FETs.	
□ Design and analyze BJT and FET amplifier circuits.	
Design sinusoidal and non-sinusoidal oscillators.	
□ Understand the functioning of linear ICs.	
□ Design of Linear IC based circuits.	
Question paper pattern:	
Examination will be conducted for 100 marks with question paper containing 10 full quest marks.	tions, each of 2
□ Each full question can have a maximum of 4 sub questions.	
□ There will be 2 full questions from each module covering all the topics of the module.	
Students will have to answer 5 full questions, selecting one full question from each modul	e.
□ The total marks will be proportionally reduced to 60 marks as SEE marks is 60.	
Text Books:	
<ol> <li>Microelectronic Circuits, Theory and Applications, Adel S Sedra, Kenneth C Smith, 6<sup>th</sup> Ed Oxford, 2015.ISBN:978-0-19-808913-1</li> </ol>	dition,
<ol> <li>Op-Amps and Linear Integrated Circuits, Ramakant A Gayakwad, 4<sup>th</sup> Edition. Pearson Ed 2000. ISBN: 8120320581</li> </ol>	ucation,
Reference Books:	
<ol> <li>Electronic Devices and Circuit Theory, Robert L Boylestad and Louis Nashelsky, 11<sup>th</sup> Edit Pearson Education, 2013, ISBN: 978-93-325-4260-0.</li> </ol>	ion,
2. Fundamentals of Microelectronics, BehzadRazavi, 2 <sup>nd</sup> Edition, John Weily, 2015, ISBN 978-81	-265-7135-2

Fundamentals of Microelectronics, BehzadRazavi, 2<sup>nd</sup> Edition, John Weily, 2015, ISBN 978-81-265-7135-2
 J.Millman&C.C.Halkias—Integrated Electronics, 2<sup>nd</sup> edition, 2010, TMH. ISBN 0-07-462245-5

	SEMESTER – III		
	CONTROL SYSTEMS		
Course Code	18EC43	CIE Marks	40
Number of Lecture Hours/Week	3	SEE Marks	60
Total Number of Lecture Hours	40 (08 Hours per Module)	Exam Hours	03
	CREDITS – 03		
<ul> <li>Course Learning Objectives: This course</li> <li>Understand the basic features, configue</li> <li>Understand various terminologies and</li> <li>Learn how to find a mathematical moore systems.</li> <li>Know how to find time response from</li> <li>Find the transfer function via Mason se</li> <li>Analyze the stability of a system from</li> </ul>	arations and application of con I definitions for the control sys del of electrical, mechanical an n the transfer function. s' rule.	tems.	
	Modules		<b>RBT</b> Level
	Module – 1		
<b>Introduction to Control Systems:</b> Types s, Differential equation of Physical System Electromechanical systems, Analogous Systems	ns –Mechanical Systems, Elec		L1, L2, L3
Block diagrams and signal flow graphs:		ram algebra	
and Signal Flow graphs.	Transfer functions, brook diag	iuni uigootu	L1, L2, L3
	Module – 3		
Time Response of feedback control sy response of First and Second order Syste response specifications of second order sy Introduction to PI, PD and PID Controller	ems. Time response specification stems, steady state errors and	ons, Time	L1, L2, L3
	Module – 4		
Stability analysis: Concepts of stability, N criterion, Relative stability analysis: more Introduction to Root-Locus Techniques, Tl rootloci. Frequency domain analysis and stability response, Bode Plots, Experimental determination	e on the Routh stability cri he root locus concepts, C ity: Correlation between time mination of transfer function.	terion. Construction of	L1, L2, L3
	Module – 5		
Introduction to Polar Plots, (Inverse Popreliminaries, Nyquist Stability criterion excluded) Introduction to lead, lag and lead- lag com Introduction to State variable analysis:	n, (System s with transportat	ion lag g design).	L1, L2, L3

Course Outcomes: At the end of the course, the students will be able to

- □ Develop the mathematical model of mechanical and electrical systems.
- □ Develop transfer function for a given control system using block diagram reduction techniques and signal flow graph method.
- $\hfill\square$  Determine the time domain specification s for first and second order systems.
- □ Deter mine the stability of a system in the time domain using Routh-Hurwitz criterion and Root-locus technique.
- $\Box$  Determine the s stability of a system in the frequency domain u sing Nyquist and bode plots.

## Question paper pattern:

- □ Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- □ The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

# **Text Book:**

J. Nagarath an d M.Gopal, "Control System s Engineering", New Age International(P) Limited, Publishers, Fifthedition- 2005, ISBN: 81 - 224 - 2008-7.

## **Reference Books:**

- "Modern Control Engineering," K.Ogata, Pearson Education Asia/ PHI,4 Edition, 2002. ISBN 978 - 81 - 203 - 4010 - 7.
- 2. "Automatic Control Systems", Benjamin C. Kuo, JohnWiley India Pvt. Ltd.,8 Edition, 2008.
- **3.** "Feedback and Control System," Joseph J Distefano III et al., Schaum'sOutlines, TMH, 2 <sup>n d</sup> Edition 2007.

Choice Based Credit Syster	B. E. (EC / TC) m (CBCS) and Outcome Based Ed SEMESTER – IV	ucation (OB	E)	
ENGINEERING S	TATISTICS and LINEAR ALGE	BRA		
Course Code	18EC44	CIE Mar	·ks	40
Number of Lecture Hours/Week	03	SEE Mar	·ks	60
Total Number of Lecture Hours	40 (8 Hours per Module)	Exam Ho	urs	03
	CREDITS – 03	•		
Processes.	l Multiple Random Variables, and th			
□ Familiarization with the concept of applications in communications.		•		
Processes.	rs for functions of single and Multipl rs for Matrices and Linear Transform		ariable	s and
* * *	odule-1		RBT	Level
Single Random Variables: Definition of function continuous and discrete rand probability density functions and proper Functions of single Random Variables, Conditioned Randon special distributions: Uniform, Exponenti distribution. (Chapter 4 Text 1)	dom variables; probability mass rties; Expectations, Characteristic m variables. Application exercise	s function, c functions, es to Some	L1, L	.2, L3
	Module -2			
Multiple Random variables: Concept, Tw expectations (Correlation, orthogonality, Ind Two Gaussian Random variables, Sum of t Random Variables – Central limit Theorer Probabilities, Application exercises to C Rayleigh RVs. (Chapter 5 Text 1)	dependent), Two variable transforma wo independent Random Variables, m and law of large numbers, Cond	ation, Sum of IID itional joint	L1,L2	2,L3
	Module-3			
Random Processes: Ensemble, PDF, Correlation Functions (ACF, CCF, Additi Processes, Power Spectral Densities (Wier RPs, Cross spectral densities), Li correlation of Input and output), Exercises w	on, and Multiplication), Ergodic R ner Khinchin, Addition and Multipli- inear Systems (output Mean, Cros	andom cation of		
	Module -4			
Vector Spaces: Vector spaces and Null sub Independence, Basis and dimension, Dimen Theorem, Linear Transformations Orthogonality: Orthogonal Vectors as squares, Orthogonal Bases and Gram- (Refer Chapters 2 and 3 Text 2)	isions of the four subspaces, Rank-N nd Subspaces, Projections and I	ullity Least	L1,L2	,L3
	Module -5			
<b>Determinants:</b> Properties of Determinants, (Refer Chapter 4, Text 2) <b>Eigenvalues and Eigen vectors:</b> Review of Special Matrices (Positive Definite, Symme Decomposition. (Refer Chapter 5, Text 2)	f Eigenvalues and Diagonalization o etric) and their properties, Singular V	f a Matrix,	L1, L2	2, L3

Course Outcomes: After studying this course, students will be able to:

- □ Identify and associate Random Variables and Random Processes in Communication events.
- □ Analyze and model the Random events in typical communication events to extract quantitative statistical parameters.
- □ Analyze and model typical signal sets in terms of a basis function set of Amplitude, phase and frequency.
- Demonstrate by way of simulation or emulation the ease of analysis employing basis functions, statistical representation and Eigen values.

# **Question paper pattern:**

- □ Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- □ The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### **Text Books:**

- 1. Richard H Williams, "Probability, Statistics and Random Processes for Engineers" Cengage Learning, 1st Edition, 2003, ISBN 13: 978-0-534- 36888-3, ISBN 10: 0-534-36888-3.
- Gilbert Strang, "Linear Algebra and its Applications", Cengage Learning, 4th Edition, 2006, ISBN 97809802327

- 1. Hwei P. Hsu, "Theory and Problems of Probability, Random Variables, and Random Processes" Schaums Outline Series, McGraw Hill. ISBN 10: 0-07- 030644-3.
- 2. K. N. HariBhat, K Anitha Sheela, Jayant Ganguly, "Probability Theory and Stochastic Processes for Engineers", Cengage Learning India, 2019, ISBN: Not in book

#### B. E. (EC / TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – IV

SIGNALS AND SYSTEMS				
Course Code	18EC45	<b>CIE Marks</b>	40	
Number of Lecture Hours/Week	03	SEE Marks	60	
Total Number of Lecture Hours	40 (8 Hours per Module)	Exam Hours	03	
	CREDITS – 03			

Course Learning Objectives: This course will enable students to:

- Understand the mathematical description of continuous and discrete time signals and systems.
- $\Box$  Analyze the signals in time domain using convolution sum and Integral.
- □ Classify signals into different categories based on their properties.
- □ Analyze Linear Time Invariant (LTI) systems in time and transform domains.

Module-1	<b>RBT</b> Level
<ul> <li>Introduction and Classification of signals: Definition of signal and systems, communication and control system as examples Classification of signals.</li> <li>Basic Operations on signals: Amplitude scaling, addition, multiplication, differentiation, integration, time scaling, time shift and time reversal.</li> <li>Elementary signals/Functions: Exponential, sinusoidal, step, impulse and ramp functions.</li> <li>Expression of triangular, rectangular and other waveforms in terms of elementary signals.</li> </ul>	L1, L2, L3
Module -2	
SystemClassification and properties:properties:Linear-nonlinear, Time variant-invariant, causal-noncausal, static-dynamic, stable-unstable, invertible.Timedomain representationofLTISystem:Impulse response, convolution sum, convolution integral. Computation of convolution sum and convolution integral using graphical method for unit step and unit step, unit step and exponential, exponential and exponential, unit step and rectangular, and rectangular and rectangular.	L1, L2, L3
Module-3	
<b>LTI system Properties in terms of impulse response:</b> System interconnection, Memory less, Causal, Stable, Invertible and Deconvolution, and step response. <b>Fourier Representation of Periodic Signals</b> : CTF Sproperties and basic problems.	L1, L2, L3
less, Causal, Stable, Invertible and Deconvolution, and step response. Fourier Representation of Periodic Signals: CTF Sproperties and basic problems. Module -4	L1, L2, L3
less, Causal, Stable, Invertible and Deconvolution, and step response. Fourier Representation of Periodic Signals: CTF Sproperties and basic problems.	L1, L2, L3 L1, L2, L3
less, Causal, Stable, Invertible and Deconvolution, and step response. Fourier Representation of Periodic Signals: CTF Sproperties and basic problems. Module -4 Fourier Representation of aperiodic Signals: Introduction to Fourier Transform & DTFT, Definition and basic problems. Properties of Fourier Transform: Linearity, Time shift, Frequency shift, Scaling, Differentiation and Integration, Convolution and Modulation, Parseval's theorem and problems on properties of Fourier Transform. Module -5	
less, Causal, Stable, Invertible and Deconvolution, and step response. Fourier Representation of Periodic Signals: CTF Sproperties and basic problems. Module -4 Fourier Representation of aperiodic Signals: Introduction to Fourier Transform & DTFT, Definition and basic problems. Properties of Fourier Transform: Linearity, Time shift, Frequency shift, Scaling, Differentiation and Integration, Convolution and Modulation, Parseval's theorem and problems on properties of Fourier Transform.	

## **Question paper pattern:**

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- □ The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### **Text Book:**

Simon Haykins and Barry Van Veen, "Signals and Systems", 2nd Edition, 2008, Wiley India. ISBN 9971-51-239-4.

- 1. Michael Roberts, "Fundamentals of Signals & Systems", 2nd edition, Tata McGraw-Hill, 2010, ISBN 978-0-07-070221-9.
- 2. Alan V Oppenheim, Alan S, Willsky and A Hamid Nawab, "Signals and Systems" Pearson Education Asia / PHI, 2nd edition, 1997. Indian Reprint 2002.
- 3. H.P Hsu, R. Ranjan, "Signals and Systems", Scham's outlines, TMH, 2006.
- 4. B. P. Lathi, "Linear Systems and Signals", Oxford University Press, 2005.
- 5. Ganesh Rao and SatishTunga, "Signals and Systems", Pearson/Sanguine.

#### B. E. (EC / TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – IV

	MICDOCONTROLLER		
	MICROCONTROLLER		40
Course Code Number of Lecture Hours/Week	18EC46 03	CIE Marks SEE Marks	<u>40</u> 60
Total Number of Lecture Hours	40 (8 Hours per Module)	Exam Hours	03
	CREDITS – 03		
Course Learning Objectives: This cou Understand the difference betwee embedded microcontrollers. Familiarize the basic architectur	een a Microprocessor and a Mic	crocontroller and	
<ul> <li>Program 8051microprocessor us</li> <li>Understand the interrupt system</li> <li>Understand the operation and us</li> <li>Interface 8051 to external memory</li> </ul>	of 8051 and the use of interrup se of inbuilt Timers/Counters ar	ts. 1d Serial port of 80	951.
Ν	/Iodule-1		<b>RBT</b> Level
<b>8051 Microcontroller:</b> Microprocess Embedded Microcontrollers, 8051 Arc functions, Internal Memory organization	chitecture- Registers, Pin diag n. External Memory (ROM & R	ram, I/O ports	L1, L2
	Module -2		
8051 Instruction Set: Addressing Mo	adas Data Transfor instructio	ns Arithmetic	
instructions, Logical instructions, Branch	h instructions, Bit manipulation	instructions.	L1, L2
instructions, Logical instructions, Branch	h instructions, Bit manipulation	instructions.	L1, L2
instructions, Logical instructions, Branch Simple Assembly language program exa 8051 Stack, I/O Port Interfacing an Subroutine instructions. Assembly lang involving loops. Interfacing simple switch and LED to I/O	h instructions, Bit manipulation imples (without loops) to use th Module-3 ad Programming: 8051 Stack guage program examples on O ports to switch on/off LED w	h instructions. lese instructions. k, Stack and subroutine and	L1, L2 L1, L2, L3
instructions, Logical instructions, Branch Simple Assembly language program exa 8051 Stack, I/O Port Interfacing an Subroutine instructions. Assembly lang involving loops. Interfacing simple switch and LED to I/O	h instructions, Bit manipulation imples (without loops) to use th Module-3 nd Programming: 8051 Stack guage program examples on	h instructions. lese instructions. k, Stack and subroutine and	
<ul> <li>8051 Stack, I/O Port Interfacing an Subroutine instructions. Assembly language program exa Subroutine instructions. Assembly language involving loops. Interfacing simple switch and LED to I/O switch status.</li> <li>8051 Timers and Serial Port: 8051 Tir language programming to generate a pul 2 on a port pin. 8051 Serial Communication 232 standard, 9 pin RS232 signals, Simp to transmit a message and to receive data</li> </ul>	h instructions, Bit manipulation imples (without loops) to use th Module-3 ad Programming: 8051 Stack guage program examples on O ports to switch on/off LED w Module -4 ners and Counters – Operation lse using Mode-1 and a square v tion- Basics of Serial Data Com ole Serial Port programming in	k, Stack and subroutine and with respect to and Assembly wave using Mode- munication, RS-	L1, L2, L3
<ul> <li>instructions, Logical instructions, Branch Simple Assembly language program exa</li> <li>8051 Stack, I/O Port Interfacing an Subroutine instructions. Assembly langinvolving loops.</li> <li>Interfacing simple switch and LED to I/O switch status.</li> <li>8051 Timers and Serial Port: 8051 Time language programming to generate a pull 2 on a port pin. 8051 Serial Communication 232 standard, 9 pin RS232 signals, Simp</li> </ul>	h instructions, Bit manipulation imples (without loops) to use th Module-3 ad Programming: 8051 Stack guage program examples on O ports to switch on/off LED w Module -4 ners and Counters – Operation lse using Mode-1 and a square v tion- Basics of Serial Data Com ole Serial Port programming in	k, Stack and subroutine and with respect to and Assembly wave using Mode- munication, RS-	L1, L2, L3
<ul> <li>instructions, Logical instructions, Branch Simple Assembly language program exa</li> <li>8051 Stack, I/O Port Interfacing and Subroutine instructions. Assembly language program involving loops. Interfacing simple switch and LED to I/O switch status.</li> <li>8051 Timers and Serial Port: 8051 Time language programming to generate a pull 2 on a port pin. 8051 Serial Communication 232 standard, 9 pin RS232 signals, Simp to transmit a message and to receive data</li> <li>8051 Interrupts and Interfacing Ap language programming to generate an programming to generate a square wave Interfacing 8051 to ADC-0804, DAC, L</li> </ul>	h instructions, Bit manipulation imples (without loops) to use the Module-3 ad Programming: 8051 Stack guage program examples on O ports to switch on/off LED w Module -4 ners and Counters – Operation lse using Mode-1 and a square w tion- Basics of Serial Data Com ole Serial Port programming in a serially. Module -5 plications: 8051 Interrupts. 8 a external interrupt using a sw form on a port pin using a Time	k, Stack and subroutine and rith respect to and Assembly wave using Mode- munication, RS- Assembly and C	L1, L2, L3
<ul> <li>instructions, Logical instructions, Branch Simple Assembly language program exa</li> <li>8051 Stack, I/O Port Interfacing an Subroutine instructions. Assembly langinvolving loops. Interfacing simple switch and LED to I/O switch status.</li> <li>8051 Timers and Serial Port: 8051 Timers and Serial Port: 8051 Timers and Serial Communication 232 standard, 9 pin RS232 signals, Simpto transmit a message and to receive data</li> <li>8051 Interrupts and Interfacing Ap language programming to generate an programming to generate and programming to generate</li></ul>	h instructions, Bit manipulation imples (without loops) to use th Module-3 ad Programming: 8051 Stack guage program examples on O ports to switch on/off LED w <u>Module -4</u> ners and Counters – Operation lse using Mode-1 and a square w tion- Basics of Serial Data Com ble Serial Port programming in a serially. <u>Module -5</u> plications: 8051 Interrupts. 8 a external interrupt using a sw form on a port pin using a Time CD and Stepper motor and thei	k, Stack and subroutine and rith respect to and Assembly wave using Mode- munication, RS- Assembly and C	L1, L2, L3
<ul> <li>instructions, Logical instructions, Branch Simple Assembly language program exa</li> <li>8051 Stack, I/O Port Interfacing and Subroutine instructions. Assembly langinvolving loops. Interfacing simple switch and LED to I/O switch status.</li> <li>8051 Timers and Serial Port: 8051 Tire language programming to generate a pull 2 on a port pin. 8051 Serial Communicat 232 standard, 9 pin RS232 signals, Simp to transmit a message and to receive data</li> <li>8051 Interrupts and Interfacing Ap language programming to generate an programming to generate a square wave: Interfacing 8051 to ADC-0804, DAC, L language interfacing programming.</li> </ul>	h instructions, Bit manipulation imples (without loops) to use the Module-3 ad Programming: 8051 Stack guage program examples on O ports to switch on/off LED w Module -4 mers and Counters – Operation lse using Mode-1 and a square w tion- Basics of Serial Data Com ble Serial Port programming in a serially. Module -5 plications: 8051 Interrupts. 8 a external interrupt using a swi form on a port pin using a Time CD and Stepper motor and thei urse, students will be able to: ficroprocessors & Microcontrolle 51 to external memory and Instru- grams using 8051 instruction se eration of Timers/Counters and	a instructions. lesse instructions. k, Stack and subroutine and rith respect to and Assembly wave using Mode- munication, RS- Assembly and C 3051 Assembly witch, 8051 C er interrupt. r 8051 Assembly rs, Architecture of 8 uction set of 8051. t. Serial port of 805	L1, L2, L3 L1, L2, L3 L1, L2, L3 8051 1.

- □ Write 8051 Assembly language programs to generate square wave on 8051 I/O port pin using interrupt and C Programme to send & receive serial data using 8051 serial port.
- □ Interface simple switches, simple LEDs, ADC 0804, LCD and Stepper Motor to 8051 using 8051 I/O ports.

#### **Question paper pattern:**

- □ Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- □ Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- $\Box$  The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### **Text Books:**

- 1. "The 8051 Microcontroller and Embedded Systems using assembly and C", Muhammad Ali Mazidi and Janice Gillespie Mazidi and Rollin D. McKinlay; PHI, 2006 / Pearson, 2006.
- 2. "The 8051 Microcontroller", Kenneth J. Ayala, 3rd Edition, Thomson/Cengage Learning.

- 1. "The 8051 Microcontroller Based Embedded Systems", Manish K Patel, McGraw Hill, 2014, ISBN: 978-93-329-0125-4.
- 2. "Microcontrollers: Architecture, Programming, Interfacing and System Design", Raj Kamal, Pearson Education, 2005.

# B. E. (EC / TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – IV

MICROCONTROLLER LABORATORY				
Laboratory Code	18ECL47	<b>CIE Marks</b>	40	
Numberof Lecture Hours/Week	02Hr Tutorial (Instructions) + 02 Hours Laboratory	SEE Marks	60	
RBT Levels	L1, L2, L3	Exam Hours	03	

Course Learning Objectives: This laboratory course enables students to

- □ Understand the basics of microcontroller and its applications.
- □ Have in-depth knowledge of 8051 assembly language programming.
- □ Understand controlling the devices using C programming.
- □ The concepts of I/O interfacing for developing real time embedded systems.

## Laboratory Experiments

# I. PROGRAMMING

- 1. Data Transfer: Block Move, Exchange, Sorting, Finding largest element in an array.
- 2. Arithmetic Instructions Addition/subtraction, multiplication and division, square, Cube (16 bits Arithmetic operations bit addressable).
- 3. Counters.
- 4. Boolean & Logical Instructions (Bit manipulations).
- 5. Conditional CALL & RETURN.
- 6. Code conversion: BCD ASCII; ASCII Decimal; Decimal ASCII; HEX Decimal and Decimal HEX.
- 7. Programs to generate delay, Programs using serial port and on-Chip timer/counter.

# II. INTERFACING

- 1. Interface a simple toggle switch to 8051 and write an ALP to generate an interrupt which switches on an LED (i) continuously as long as switch is on and (ii) only once for a small time when the switch is turned on.
- 2. Write a C program to (i) transmit and (ii) to receive a set of characters serially by interfacing 8051 to a terminal.
- 3. Write ALPs to generate waveforms using ADC interface.
- 4. Write ALP to interface an LCD display and to display a message on it.
- 5. Write ALP to interface a Stepper Motor to 8051 to rotate the motor.
- 6. Write ALP to interface ADC-0804 and convert an analog input connected to it.

Course Outcomes: On the completion of this laboratory course, the students will be able to:

- □ Write Assembly language programs in 8051 for solving simple problems that manipulate input data using different instructions of 8051.
- □ Interface different input and output devices to 8051 and control them using Assembly language programs.
- $\Box$  Interface the serial devices to 8051 and do the serial transfer using C programming.

## **Conduct of Practical Examination:**

- $\Box$  All laboratory experiments are to be included for practical examination.
- $\Box$  Students are allowed to pick one experiment from the lot.
- □ Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- □ Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

B. E. (EC / TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – IV						
ANALOG CIRCUITS LABORATORY						
Laboratory Code	18ECL48	CIE Marks	40			
Number of Lecture Hours/Week02Hr Tutorial (Instructions) + 02 Hours LaboratorySEE Marks						
RBT Level	L1, L2, L3	<b>Exam Hours</b>	03			
	CREDITS – 02					
<ul><li>frequency response</li><li>Design and test of analog circu</li><li>Understand the feedback confi</li></ul>	rations and connectivity of BJT and FET		of			
Laboratory Experiments						
	ART A : Hardware Experiments					
	ce JFET/MOSFET amplifier and plot the	frequency response				
	emitter voltage amplifier with and witho	1 2 1	nine			
	tts Oscillator, and ii) Crystal Oscillator					
<ol> <li>Design active second order Butterwe</li> <li>Design Adder, Integrator and Differ</li> </ol>						
	a Schmitt trigger for the given UTP and	LTP values and obtain	n the			
7. Design 4 bit R – 2R Op-Amp Digita switches and (ii) by generating digi	l to Analog Converter (i) using 4 bit bina tal inputs using mod-16 counter.	ary input from toggle				
8. Design Monostable and a stable Mu	ltivibrator using 555 Timer.					
<b>PART-B : Simulation using EDA sol</b> other equivalent tool can be used)	<b>tware</b> (EDWinXP, PSpice, MultiSim, Pr	roteus, CircuitLab or ar	ıy			
1. RC Phase shift oscillator and Hartl	ey oscillator					
2. Narrow Band-pass Filter and Narro	0					
3. Precision Half and full wave rectif	ier					
4. Monostable and A stable Multivib	rator using 555 Timer.					
<ul> <li>Design analog circuits using B</li> <li>Design analog circuits using O</li> </ul>	of this laboratory course, the students w JT/FETs and evaluate their performance PAMPs for different applications ircuits that usesICs for different electron	characteristics.				
<ul> <li>Students are allowed to pick or</li> <li>Strictly follow the instructions</li> </ul>	to be included for practical examination ne experiment from the lot. as printed on the cover page of answer s ed only once and Marks allotted to the pr	cript for breakup of ma				

35

# **Reference Books:**

 David A Bell, "Fundamentals of Electronic Devices and Circuits Lab Manual, 5<sup>th</sup> Edition, 2009, Oxford University Press.

#### B. E. Common to all Programmes Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER - IV

# ADDITIONAL MATHEMATICS – II

(Mandatory Learning Course: Common to All Programmes)

(A Bridge course for Lateral Entry students under Diploma quota to BE/B. Tech. programmes)

Course Code	18MATDIP41	CIE Marks	40
Teaching Hours/Week (L:T:P)	(2:1:0)	SEE Marks	60
Credits	0	Exam Hours	03

# **Course Learning Objectives:**

□ To provide essential concepts of linear algebra, second & higher order differential equations along with methods to solve them.

To provide an insight into elementary probability theory and numerical methods.

# Module-1

**Linear Algebra:** Introduction - rank of matrix by elementary row operations - Echelon form. Consistency of system of linear equations - Gauss elimination method. Eigen values and Eigen vectors of a square matrix. Problems.

# Module-2

**Numerical Methods:** Finite differences. Interpolation/extrapolation using Newton's forward and backward difference formulae (Statements only)-problems. Solution of polynomial and transcendental equations – Newton-Raphson and Regula-Falsi methods (only formulae)- Illustrative examples. Numerical integration: Simpson's one third rule and Weddle's rule (without proof) Problems.

# Module-3

**Higher order ODE's:** Linear differential equations of second and higher order equations with constant coefficients. Homogeneous /non-homogeneous equations. Inverse differential operators. [Particular Integral restricted to  $R(x) = e^{ax}$ , sin ax /cos ax for f(D)y = R(x).]

# Module-4

**Partial Differential Equations (PDE's):-** Formation of PDE's by elimination of arbitrary constants and functions. Solution of non-homogeneous PDE by direct integration. Homogeneous PDEs involving derivative with respect to one independent variable only.

## Module-5

**Probability:** Introduction. Sample space and events. Axioms of probability. Addition & multiplication theorems. Conditional probability, Bayes's theorem, problems.

**Course Outcomes:** At the end of the course the student will be able to:

CO1: Solve systems of linear equations using matrix algebra.

CO2: Apply the knowledge of numerical methods in modelling and solving engineering problems.

CO3: Make use of analytical methods to solve higher order differential equations.

CO4: Classify partial differential equations and solve them by exact methods.

CO5: Apply elementary probability theory and solve related problems.

# Question paper pattern:

- 7. The question paper will have ten full questions carrying equal marks.
- 8. Each full question will be for 20 marks.
- $\Box$  There will be two full questions (with a maximum of four sub- questions) from each module.
- □ Each full question will have sub- question covering all the topics under a module.
- □ The students will have to answer five full questions, selecting one full question from each

SI No	Title of the Book	Name of the Author/s	Name of the Publisher	Edition and Year		
Text	book					
1	Higher Engineering Mathematics	B.S. Grewal	Khanna Publishers	43 <sup>rd</sup> Edition, 2015		
Refer	Reference Books					

1	Advanced Engineering Mathematics	E. Kreyszig	John Wiley & Sons	10 <sup>th</sup> Edition, 2015
2	Engineering Mathematics	N. P. Bali and Manish Goyal	Laxmi Publishers	7th Edition, 2007
3	Engineering Mathematics Vol. I	Rohit Khurana	Cengage Learning	1 <sup>st</sup> Edition, 2015

BE 2018 Scheme	Fifth Semester Syllabus EC / '	<u>TC</u>	
Choice Based Credit System	B. E. (EC / TC) (CBCS) and Outcome Based F SEMESTER – V	Education (OBE)	
TECHNOLOGICAL INNOVATIO		TREPRENEURSHI	Р
Course Code	18ES51	<b>CIE Marks</b>	40
Number of Lecture Hours/Week	03	SEE Marks	60
Total Number of Lecture Hours	40 (08 Hours / Module)	Exam Hours	03
	CREDITS – 03		
<ul> <li>Understand basic skills of Management</li> <li>Understand the need for Entrepreneurs</li> <li>Identify the Management functions and</li> <li>Understand the Ideation Process, creat</li> </ul>	s and their skills d Social responsibilities	ity Study and sources	of funding <b>RBT</b> Level
Management: Nature and Functions of Ma Functions, Levels of Management, Roles Administration, Management as a Science, Ar 1). Planning: Planning-Nature, Importance, Ty Making – Meaning, Types and Steps in Decisi Text 1).	of Manager, Managerial Skil t & <b>Profession (Selected topics</b> pes, Steps and Limitations of on Making( <b>Selected topics fro</b>	ls, Management & of Chapter 1, Text Planning; Decision	L1,L2
	lodule-2		
Organizing and Staffing: Organization-M Principles of Organizing, Span of Mana Departmentalisation, Committees–Meaning, Decentralization of Authority and Responsibil Selection Process (Selected topics from Chap Directing and Controlling: Meaning and Rec Motivation-Nature of Motivation, Motivation Herzberg's Two Factor Theory); Communic Communication; Leadership-Meaning, Chara Coordination-Meaning, Types, Techniques of Control System, Benefits of Control, Essential Process (Selected topics from Chapters 15 to	gement (meaning and impor Types of Committees; ity; <b>Staffing</b> -Need and Importan <b>oters 7, 8 &amp; 11,Text 1).</b> quirements of Effective Direction Theories (Maslow's Need-Hiera cation – Meaning, Importance acteristics, Behavioural Approx Coordination; Controlling – Me s of Effective Control System, S	tance only), Centralization Vs nce, Recruitment and n, Giving Orders; archy Theory and and Purposes of ach of Leadership; caning, Need for	L1,L2
	lodule-3		
Social Responsibilities of Business: Meaning Business towards Different Groups, Social Au (Selected topics from Chapter 3, Text 1). Entrepreneurship: Definition of Entrepreneur Entrepreneurship, Characteristics of success Myths of Entrepreneurship, Entrepreneurial 1 cycle, Problems faced by Entrepreneurs and ca topics from Chapter 2, Text 2).	dit, Business Ethics and Corpor Importance of Entrepreneurship ful Entrepreneur, Classificatio Development models, Entrepre apacity building for Entrepreneu	ate Governance , concepts of n of Entrepreneurs, neurial development	L1,L2
	odule-4		
<ul> <li>Family Business: Role and Importance of Far India, Stages of Development of a Family Bus in India, Various types of family businesses (S</li> <li>2). Idea Generation and Feasibility Analysis</li> <li>Identification of Business Opportunities; Mark Feasibilities; Political Feasibilities; Economic</li> </ul>	iness, Characteristics of a Fami elected topics from Chapter 4 s- Idea Generation; Creativity an et Entry Strategies; Marketing	ly-owned Business ( <b>(Page 71-75) Text</b> id Innovation; Feasibility; Financial	L1,L2
Feasibilities; Managerial Feasibility, Location a Chapter 6(Page No. 111-117) & Chapter 7(Pa	nd Other Utilities Feasibilities.( ge No. 140-142), Text 2)		
Ν	lodule-5		

<b>Business model</b> – Meaning, designing, analyzing and improvising; Business Plan – Meaning, Scope and Need; Financial, Marketing, Human Resource and Production/Service Plan; Business plan Formats; Project report preparation and presentation; Why some Business Plan fails? (Selected topics from Chapter 8 (Page No 159-164, Text 2)	
<b>Financing and How to start a Business?</b> Financial opportunity identification; Banking sources;	
Nonbanking Institutions and Agencies; Venture Capital – Meaning and Role in Entrepreneurship;	
Government Schemes for funding business; Pre launch, Launch and Post launch requirements; L1,2	2.L3
Procedure for getting License and Registration; Challenges and Difficulties in Starting an	·
Enterprise(Selected topics from Chapter 7(Page No 147-149), Chapter 5(Page No 93-99) &	
Chapter 8(Page No. 166-172) Text 2)	
<b>Project Design and Network Analysis:</b> Introduction, Importance of Network Analysis, Origin of PERT and CPM, Network, Network Techniques, Need for Network Techniques, Steps in PERT, CPM, Advantages, Limitations and Differences.(Selected topics from Chapters 20, Text 3).	
Course Outcomes: After studying this course, students will be able to:	
Understand the fundamental concepts of Management and Entrepreneurship and opportunities in order to setup a business	in
Describe the functions of Managers, Entrepreneurs and their social responsibilities	
□ Understand the components in developing a business plan	
<ul> <li>Awareness about various sources of funding and institutions supporting entrepreneurs</li> </ul>	
Text Books:	
<ol> <li>Principles of Management – P.C Tripathi, P.N Reddy, McGraw Hill Education, 6<sup>th</sup> Edition, 201 ISBN-13:978-93-5260-535-4.</li> </ol>	7.
2. Entrepreneurship Development Small Business Enterprises- Poornima M Charantimath, Pearson Education 2008, ISBN 978-81-7758-260-4.	n
<ol> <li>Dynamics of Entrepreneurial Development and Management by Vasant Desai. HPH 2007, ISBN 978-81-8488-801-2.</li> </ol>	N:
<ol> <li>Robert D. Hisrich, Mathew J. Manimala, Michael P Peters and Dean A. Shepherd, "Entrepreneurship", 8th Edition, Tata Mc-graw Hill Publishing Co.ltdnew Delhi, 2012</li> </ol>	
Reference Book:	
1. Essentials of Management: An International, Innovation and Leadership perspective by Harold	
Koontz, Heinz Weihrich McGraw Hill Education, 10 <sup>th</sup> Edition 2016. ISBN- 978-93-392-2286-4	4.

Choice Based Credit Syst	B. E. (EC / TC) em (CBCS) and Outc SEMESTER – V	come Based Education (OBE)	
D	IGITAL SIGNAL PH		
Course Code	18EC52	CIE Marks	40
Number of Lecture Hours/Week	3+2(Tutorial)	SEE Marks	60
		Exam Hours	03
	CREDITS – 04		
<ul> <li>Course Learning Objectives: This course</li> <li>Understand the frequency domain set</li> <li>Study the properties and the develop</li> <li>Realization of FIR and IIR filters in</li> <li>Learn the procedures to design of II transformation.</li> <li>Study the different windows used ir</li> </ul>	ampling and reconstru pment of efficient algo different structural fo R filters from the anal	ction of discrete time signals. orithms for the computation of DFT. rms. og filters using impulse invariance a	and biline
specifications. <ul> <li>Understand the architecture and work</li> </ul>	rking of DSP processo	or	
	Module-1		RBT
	Widduic-1		Level
<b>Discrete Fourier Transforms (DFT):</b> Free Time Signals, The Discrete Fourier Transf DFT: Periodicity, Linearity and Symmetry Convolution, Additional DFT properties.	orm, DFT as a linear to properties, Multiplica	ransformation, Properties of the	L1,L2,L
	Module-2		
Linear filtering methods based on the D data Sequences. Fast-Fourier-Transform (FFT) algorit algorithms for the computation of DFT a frequency algorithms. [Text 1]	hms: Efficient Comp	outation of the DFT: Radix-2 FFT	L1,L2,L3
	Module-3		
<b>Design of FIR Filters:</b> Characteristics of Antisymmetric FIR filters, Design of Linear-	practical frequency – phase FIR filters using	selective filters, Symmetric and windows - Rectangular,	L1,2,L3
Hamming, Hanning, Bartlett windows. Der Structure for FIR Systems: Direct form, Ca			11,2,1.5
	Module-4		
<b>IIR Filter Design:</b> Infinite Impulse resp Method, Analog Filters using Lowpass Functions, Bilinear Transformation and Procedure, Digital Butterworth Filter Desig and II. <b>[Text 2]</b>	s prototype transform Frequency Warping,	nation, Normalized Butterworth Bilinear Transformation Design	L1,L2,L3
	Module-5		
<b>Digital Signal Processors:</b> DSP Architectur point Format, IEEE Floating point forma processors, FIR and IIR filter implement	ts, Fixed point digita	l signal processors, Floating point	L1,L2,L3
Course Outcomes: After studying this cour Determine response of LTI syst Compute DFT of real and comp Computation of DFT using FFT Design and realize FIR and IIR Understand the DSP processor a	ems using time domain blex discrete time signa algorithms and linear digital filters	n and DFT techniques. als.	

# Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60

## Text Book:

- 1. Proakis & Monalakis, "Digital signal processing Principles Algorithms & Applications", 4<sup>th</sup> Edition, Pearson education, New Delhi, 2007. ISBN: 81-317-1000-9.
- Li Tan, Jean Jiang, "Digital Signal processing Fundamentals and Applications", Academic Press, 2013, ISBN: 978-0-12-415893.

- 1. Sanjit K Mitra, "Digital Signal Processing, A Computer Based Approach", 4<sup>th</sup> Edition, McGraw Hill Education, 2013,
- 2. Oppenheim & Schaffer, "Discrete Time Signal Processing", PHI, 2003.
- 3. D.GaneshRao and Vineeth P Gejji, "Digital Signal Processing" Cengage India Private Limited, 2017, ISBN: 9386858231

#### B. E. (EC / TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – V

# PRINCIPLES OF COMMUNICATION SYSTEMS

Subject Code	18EC53	<b>CIE Marks</b>	40	
Number of Lecture Hours/Week	3+2 (Tutorial)	SEE Marks	60	
		Exam Hours	03	
CREDITS – 04				

Course Learning Objectives: This course will enable students to

- Understand and analyse concepts of Analog Modulation schemes viz; AM, FM., Low pass sampling and Quantization as a random process.
- □ Understand and analyse concepts digitization of signals viz; sampling, quantizing and encoding.
- □ Evolve the concept of SNR in the presence of channel induced noise and study Demodulation of analog modulated signals.
- Evolve the concept of quantization noise for sampled and encoded signals and study the concepts of reconstruction from these samples at a receiver.

Module-1	RBT
	Level
AMPLITUDE MODULATION: Introduction, Amplitude Modulation: Time & Frequency Domain description, Switching modulator, Envelop detector. (3.1 – 3.2 in Text) DOUBLE SIDE BAND-SUPPRESSED CARRIER MODULATION: Time and Frequency	
Domain description, Ring modulator, Coherent detection, Costas Receiver, Quadrature Carrier Multiplexing. (3.3 – 3.4 in Text) SINGLE SIDE–BAND AND VESTIGIAL SIDEBAND METHODS OF MODULATION: SSB Modulation, VSB Modulation, Frequency Translation, Frequency- Division Multiplexing, Theme Example: VSB Transmission of Analog and Digital Television. (3.5 – 3.8 in Text)	L1, L2, L3
Module-2	
<b>ANGLE MODULATION</b> : Basic definitions, Frequency Modulation: Narrow Band FM, Wide Band FM, Transmission bandwidth of FM Signals, Generation of FM Signals, Demodulation of FM Signals, FM Stereo Multiplexing, Phase–Locked Loop: Nonlinear model of PLL, Linear model of PLL, Nonlinear Effects in FM Systems. The Superheterodyne Receiver (4.1 – 4.6 of Text)	L1, L2,L3
Module-3	1
[Review of Mean, Correlation and Covariance functions of Random Processes. (No questions to be set on these topics)] NOISE - Shot Noise, Thermal noise, White Noise, Noise Equivalent Bandwidth (5.10 in Text) NOISE IN ANALOG MODULATION: Introduction, Receiver Model, Noise in DSB-SC receivers. Noise in AM receivers, Threshold effect, Noise in FM receivers, Capture effect, FM threshold effect, FM threshold reduction, Pre-emphasis and De-emphasis in FM (6.1 – 6.6 in Text)	L1, L2,L3
Module-4	
<b>SAMPLING AND QUANTIZATION</b> : Introduction, Why Digitize Analog Sources?, The Low pass Sampling process Pulse Amplitude Modulation. Time Division Multiplexing, Pulse-Position Modulation, Generation of PPM Waves, Detection of PPM Waves.(7.1 – 7.7 in Text)	L1, L2,L3
Module-5	
SAMPLING AND QUANTIZATION (Contd): The Quantization Random Process, Quantization Noise, Pulse–Code Modulation: Sampling, Quantization, Encoding, Regeneration, Decoding, Filtering, Multiplexing; Delta Modulation (7.8 – 7.10 in Text), Application examples - (a) Video + MPEG (7.11 in Text) and (b) Vocoders(refer Section 6.8 of Reference Book 1).	L1, L2,L3
Course Outcomes: After studying this course, students will be able to:	
<ul> <li>Analyze and compute performance of AM and FM modulation in the presence of noise at the</li> <li>Analyze and compute performance of digital formatting processes with quantization noise.</li> </ul>	e receiver.
Multiplex digitally formatted signals at Transmitter and demultiplex the signals and reconstr digitally formatted signals at the receiver.	uct

Design/Demonstrate the use of digital formatting in Multiplexers, Vocoders and Video transmission.

## **Question paper pattern:**

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\hfill\square$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- $\Box$  The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

# **Text Book:**

"Communication Systems", Simon Haykins&Moher, 5th Edition, John Willey, India Pvt. Ltd, 2010, ISBN 978-81-265-2151-7.

- 1. Modern Digital and Analog Communication Systems, B. P. Lathi, Oxford University Press., 4th edition.
- 2. An Introduction to Analog and Digital Communication, Simon Haykins, John Wiley India Pvt. Ltd., 2008, ISBN 978-81-265-3653-5.
- 3. Principles of Communication Systems, H.Taub&D.L.Schilling, TMH,2011.
- 4. Communication Systems, Harold P.E, Stern Samy and A.Mahmond, Pearson Edition, 2004.

Choice Based Credit System	B. E. (EC / TC) (CBCS) and Outcome Based SEMESTER – V	d Education (OBE)	
INFORMAT	TION THEORY and CODIN	١G	
Course Code	18EC54	CIE Marks	40
Number of Lecture Hours/Week	3	SEE Marks	60
Total Number of Lecture Hours	40 (8 Hours / Module)	Exam Hours	03
	CREDITS – 03		
Course Learning Objectives: This course with	ill enable students to		
<ul> <li>Understand the concept of Entropy, I dependent and independent source.</li> <li>Study various source encoding algor</li> <li>Model discrete &amp; continuous commu</li> <li>Study various error control coding a</li> </ul>	rithms. inication channels.	of the source with refer	ence to
	Iodule-1		RBT
Information Theory: Introduction, Measured	of information Information	content of message	Level
Average Information content of symbols in Lo content of symbols in Long dependent sequen Sources, Entropy and Information rate of Mar (Section 4.1, 4.2 of Text 1)	ong Independent sequences, A ces, Markov Statistical Mode	verage Information	L1, L2,L3
	Iodule-2		
Source Coding: Encoding of the Source Out 4.3.1 of Text 1), Shannon Fano Encoding Alg Source coding theorem, Prefix Codes, Kraft M (Section 2.2 of Text 2)	gorithm (Section 2.15 of Refe	rence Book 4)	L1, L2,L3
	Iodule-3		
Information Channels: Communication Ch Matrix, Joint probability Matrix, Binary Symm			L1, L2
<ul> <li>4.51,4.5.2 of Text 1)</li> <li>Mutual Information, Channel Capacity, Channel 2.5, 2.6 of Text 2)</li> <li>Binary Erasure Channel, Muroga, S Theorem (</li> </ul>	nel Capacity of Binary Symm	etric Channel, (Section	L3
	Iodule-4	ICC DOOK 4)	
Error Control Coding: Introduction, Examples of Error control codin types of Codes, Linear Block Codes: matrix d Correction capabilities of Linear Block Codes lookup Decoding using Standard Array. Binary Cyclic Codes: Algebraic Structure of register, Syndrome Calculation, Error De 9.2,9.3,9.3.1,9.3.2,9.3.3 of Text 1)	g, methods of Controlling Errescription of Linear Block Cos, Single error correction Ham	odes, Error detection & ming code, Table g an (n-k) Bit Shift	L1, L2 L3
	Iodule-5		
Convolution Codes: Convolution Encoder, T Code Tree, Trellis and State Diagram, The Vi 8.6- Article 1 of Text 2)			L1, L2 L3
Course Outcomes: After studying this course	e, students will be able to:		
Explain concept of Dependent & Inde Information and Order of a source	pendent Source, measure of i	nformation, Entropy, Ra	ate of
<ul> <li>Represent the information using Shan Algorithms</li> </ul>			C C
<ul> <li>Model the continuous and discrete con</li> <li>Determine a codeword comprising of &amp; convolutional codes</li> </ul>	-		

 Design the encoding and decoding circuits for Linear Block codes, cyclic codes, convolutional codes, BCH and Golay codes.

# Question paper pattern:

- □ Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

# **Text Book:**

- 1. Digital and analog communication systems, K. Sam Shanmugam, John Wiley India Pvt. Ltd, 1996.
- 2. Digital communication, Simon Haykin, John Wiley India Pvt. Ltd, 2008.

- 1. ITC and Cryptography, Ranjan Bose, TMH, II edition, 2007
- Principles of digital communication, J. Das, S. K. Mullick, P. K. Chatterjee, Wiley, 1986 -Technology & Engineering
- 3. Digital Communications Fundamentals and Applications, Bernard Sklar, Second Edition, Pearson Education, 2016, ISBN: 9780134724058.
- 4. Information Theory and Coding, HariBhat, Ganesh Rao, Cengage, 2017.
- 5. Error Correction Coding by Todd K Moon, Wiley Std. Edition, 2006

# B. E. (EC / TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – V

	EMESTER – V		
ELECTRO	MAGNETIC WAVES		
Course Code	18EC55	CIE Marks	40
Number of Lecture Hours/Week	03	SEE Marks	60
Total Number of Lecture Hours	40 (8 Hours per Module)	Exam Hours	03
(	CREDITS – 03		
<ul> <li>Course Learning Objectives: This course will</li> <li>Study the different coordinate systems,</li> <li>Understand the applications of Coulor and the applications of Laplace's an exercise of different characteristics.</li> </ul>	, Physical significance of Dive nb's law and Gauss law to di d Poisson's Equations to sol	fferent charge distribution	utions
<ul> <li>capacitance of different charge distribution</li> <li>Understand the physical significance of different current distributions.</li> <li>Infer the effects of magnetic forces, magnetic forces, magnetic forces, magnetic behavior in different media.</li> </ul>	f Biot-Savart's, Amperes's La aterials and inductance. axwell' equations and applicat	ions for Plane waves	
Acquire knowledge of Poynting theore		flow.	DDT
Μο	dule-1		RBT Level
Revision of Vector Calculus – (Text 1: Chapte Coulomb's Law, Electric Field Intensity a Electric field intensity, Field due to continuous Field due to Sheet of charge, Electric flux densit 3.1)	<b>nd Flux density</b> : Experiment volume charge distribution, Fi	eld of a line charge,	L1, L2, L3
/	dule -2		
Gauss's law and Divergence: Gauss 'law, App Surface charge and volume charge, Point (differ First equation (Electrostatics), Vector Operator (Text: Chapter 3.2 to 3.7). Energy, Potential and Conductors: Energy ex an electric field, The line integral, Definition of field of point charge, Potential gradient, Numer 4.6).Current and Current density, Continuity of	vential) form of Gauss law, Di ▼ and divergence theorem, N pended or work done in movir potential difference and poten rical Problems (Text: Chapter	vergence. Maxwell's umerical Problems ng a point charge in tial, The potential • <b>4.1 to 4.4 and</b>	L1, L2, L3
Poisson's and Laplace's Equations: Derivation		Justions Uniqueness	1112
theorem, Examples of the solution of Laplace's (Text: Chapter 7.1 to 7.3) Steady Magnetic Field: Biot-Savart Law, Ampe flux and magnetic flux density, Basic concepts S problems. (Text: Chapter 8.1 to 8.6)	equation, Numerical problems ere's circuital law, Curl, Stokes	on Laplace equation theorem, Magnetic	
Magnetic Forces: Force on a moving charge			L1, L2,
differential current elements, Numerical probler Magnetic Materials: Magnetization and perr magnetic circuit, Potential energy and forces reactance, Numerical problems (Text: Chapter Faraday' law of Electromagnetic Induction –Inte (Text: Chapter 10.1)	meability, Magnetic boundary on magnetic materials, Indu 9.6 to 9.7). egral form and Point form, Nu	conditions, The ctance and mutual	L3
	dule -5		
Maxwell's equations Continuity equation, In equation, displacement current, Conduction curr form, and integral form, Maxwell's equations for Chapter 10.2 to 10.4) Uniform Plane Wave: Plane wave, Uniform plane	rent, Derivation of Maxwell's or different media, Numerical p	equations in point problems (Text:	L1, L2, L3

Maxwell's equations, Solution of wave equation for perfect dielectric, Relation between E and H, Wave propagation in free space, Solution of wave equation for sinusoidal excitation, wave propagation in any conducting media ( $\gamma$ , $\alpha$ , $\beta$ , $\eta$ ) and good conductors, Skin effect or Depth of penetration, Poynting's theorem and wave power, Numerical problems. (Text: Chapter 12.1 to 12.4)	
---	--

**Course Outcomes:** After studying this course, students will be able to:

- Evaluate problems on electrostatic force, electric field due to point, linear, volume charges by applying conventional methods and charge in a volume.
- Apply Gauss law to evaluate Electric fields due to different charge distributions and Volume Charge distribution by using Divergence Theorem.
- □ Determine potential and energy with respect to point charge and capacitance using Laplace equation and Apply Biot-Savart's and Ampere's laws for evaluating Magnetic field for different current configurations
- □ Calculate magnetic force, potential energy and Magnetization with respect to magnetic materials and voltage induced in electric circuits.
- □ Apply Maxwell's equations for time varying fields, EM waves in free space and conductors and Evaluate power associated with EM waves using Poynting theorem

## **Question paper pattern:**

- □ Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- □ Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### **Text Book:**

W.H. Hayt and J.A. Buck, —Engineering Electromagnetics, 8th Edition, Tata McGraw-Hill, 2014, ISBN-978-93-392-0327-6.

- 1. Elements of Electromagnetics Matthew N.O., Sadiku, Oxford university press, 4<sup>th</sup>Edn.
- 2. Electromagnetic Waves and Radiating systems E. C. Jordan and K.G. Balman, PHI, 2<sup>nd</sup>Edn.
- 3. Electromagnetics- Joseph Edminister, Schaum Outline Series, McGraw Hill.
  - N. NarayanaRao, -Fundamentals of Electromagnetics for Engineering, Pearson.

Choice Based Credit System	SEMESTER – V	ed Education (OBE)	
	Verilog HDL		r
Course Code	18EC56	IA Marks	40
Number of Lecture Hours/Week	03	Exam Marks	60
Total Number of Lecture Hours	40 (08 Hours per Module)	<b>Exam Hours</b>	03
	CREDITS-03		
Course Learning Objectives: <ul> <li>Learn different Verilog HDL construt</li> <li>Familiarize the different levels of abstructions</li> <li>Understand Verilog Tasks, Functions</li> <li>Understand timing and delay Simula</li> <li>Understand the concept of logic synt</li> </ul>	straction in Verilog. s and Directives. tion.	cation	
	Module 1		RBT Level
<b>Overview of Digital Design with Verilog</b> typical HDL-flow, why Verilog HDL?, trend <b>Hierarchical Modeling Concepts:</b> Top-do between modules and module instances, parts	s in HDLs. wn and bottom-up design m	ethodology, differences	L1,L2,L3
Basic Concepts: Lexical conventions, data to Modules and Ports: Module definition, por referencing.	types, system tasks, compiler		L1,L2,L3
	Module 3		
Gate-Level Modeling: Modeling using basic buf/not type gates, rise, fall and turn-off delay Dataflow Modeling: Continuous assignments operator types.	ys, min, max, and typical del	ays.	L1,L2,L3
	Module 4		
<b>Behavioral Modeling:</b> Structured procedu statements, delay control, generate statement branching, loops, sequential and parallel blo <b>Tasks and Functions:</b> Differences between the tasks and functions.	t, event control, conditional a	statements, Multiway	L1,L2,L3
	Module 5		
Useful Modeling Techniques: Procedural conditional compilation and execution, usefu Logic Synthesis with Verilog: Logic Syn Synthesis, Synthesis design flow, Verification Text).	l continuous assignments, o ul system tasks. nthesis, Impact of logic sy	nthesis, Verilog HDL	L1,L2,L3
<ul> <li>Course Outcomes: At the end of this course,</li> <li>Write Verilog programs in gate, datafie</li> <li>Design and verify the functionality of</li> <li>Identify the suitable Abstraction leve</li> <li>Write the programs more effectively</li> <li>Perform timing and delay Simulation</li> <li>Interpret the various constructs in log</li> <li>Question paper pattern:</li> <li>Examination will be conducted for 10 of 20 marks.</li> <li>Each full question can have a maximu</li> <li>There will be 2 full questions from each of the suitable and the suitable of t</li></ul>	bw (RTL), behavioral and swit f digital circuit/system using l for a particular digital desig using Verilog tasks, function gic synthesis. 00 marks with question pape um of 4 sub questions. ach module covering all the t	test benches. gn. as and directives. r containing 10 full question copics of the module.	ons, each

# The total marks will be proportionally reduced to 60 marks as SEE marks is

# **Text Book**:

Samir Palnitkar, "Verilog HDL: A Guide to Digital Design and Synthesis", Pearson Education, Second Edition.

- 1. Donald E. Thomas, Philip R. Moorby, "The Verilog Hardware Description Language", Springer Science+Business Media, LLC, Fifth edition.
- 2. Michael D. Ciletti, "Advanced Digital Design with the Verilog HDL" Pearson (Prentice Hall), Second edition.
- 3. Padmanabhan, Tripura Sundari, "Design through Verilog HDL", Wiley, 2016 or earlier.

#### B. E. (EC / TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – V

DIGITAL SIGNAL PROCESSING LABORATORY					
Course Code	18ECL57	IA Marks	40		
Number of Lecture Hours/Week	02Hr Tutorial (Instructions) + 02 Hours Laboratory	Exam marks	60		
RBT LevelL1, L2, L3Exam Hours03					

# CREDITS-02

Course Learning Objectives: This course will enable students to

- □ Simulate discrete time signals and verification of sampling theorem.
- Compute the DFT for a discrete signal and verification of its properties using MATLAB.
- □ Find solution to the difference equations and computation of convolution and correlation along with the verification of properties.
- 1. Compute and display the filtering operations and compare with the theoretical values.
- 2. Implement the DSP computations on DSP hardware and verify the result.

#### Laboratory Experiments

#### Following Experiments to be done using MATLAB / SCILAB / OCTAVE or equivalent:

- 1. Verification of sampling theorem (use interpolation function).
- 2. Linear and circular convolution of two given sequences, Commutative, distributive and associative property of convolution.
- 3. Auto and cross correlation of two sequences and verification of their properties
- 4. Solving a given difference equation.
- 5. Computation of N point DFT of a given sequence and to plot magnitude and phase spectrum (using DFT equation and verify it by built-in routine).
- 6. (i) Verification of DFT properties (like Linearity and Parseval's theorem, etc.)

(ii) DFT computation of square pulse and Sinc function etc.

- 7. Design and implementation of Low pass and High pass FIR filter to meet the desired specifications (using different window techniques) and test the filter with an audio file. Plot the spectrum of audio signal before and after filtering.
- 8. Design and implementation of a digital IIR filter (Low pass and High pass) to meet given specifications and test with an audio file. Plot the spectrum of audio signal before and after filtering.
- 9. Obtain the Linear convolution of two sequences.
- 10. Compute Circular convolution of two sequences.
- 11. Compute the N-point DFT of a given sequence.
- 12. Determine the Impulse response of first order and second order system.
- 13. Generation of Sine wave and standard test signals

Course Outcomes: On the completion of this laboratory course, the students will be able to:

- □ Understand the concepts of analog to digital conversion of signals and frequency domain sampling of signals.
- □ Modeling of discrete time signals and systems and verification of its properties and results.
- □ Implementation of discrete computations using DSP processor and verify the results.
- □ Realize the digital filters using a simulation tool and analyze the response of the filter for an audio signal.

# **Conduct of Practical Examination:**

- 1. All laboratory experiments are to be included for practical examination.
- 2. Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- 3. Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

# **Reference Books:**

1. Vinay K Ingle, John G Proakis, Digital Signal Processing using MATLAB, Fourth Edition, Cengage India Private Limited, 2017.

	ased Credit System (CBCS) and Outcome Based E SEMESTER – V HDL LABORATORY		
Laboratory Code	18ECL58	CIE Marks	40
Number of Lecture Hours/Week	02Hr Tutorial (Instructions)+ 02 Hours Laboratory	SEE Marks	60
RBT Level	L1, L2, L3	Exam Hours	03
	CREDITS – 02		
<ul> <li>Familiarize with t</li> <li>Understand simula</li> <li>Program FPGAs/C</li> <li>Interface hardware</li> </ul>	<b>ives:</b> This course will enable students to: he CAD tool to write HDL programs. ation and synthesis of digital design. CPLDs to synthesize the digital designs. e to programmable ICs through I/O ports. rilog or VHDL for a given Abstraction level.		

performance testing may be done using 32 channel pattern generator and logic analyzer apart from verification by simulation with tools such as Altera/Modelsim or equivalent.

## Laboratory Experiments

#### **PART A : Programming**

- Write Verilog program for the following combinational design along with test bench to verify the design:
   a. 2 to 4 decoder realization using NAND gates only (structural model)
  - b. 8 to 3 encoder with priority and without priority (behavioural model)
  - c. 8 to 1 multiplexer using case statement and if statements
  - d. 4-bit binary to gray converter using 1-bit gray to binary converter 1-bit adder and subtractor
- 2. Model in Verilog for a full adder and addfunctionality to perform logical operations of XOR, XNOR, AND and OR gates. Write test bench with appropriate input patterns to verify the modeled behaviour.
- 3. Verilog 32-bit ALU shown in figure below and verify the functionality of ALU by selecting appropriate test patterns. The functionality of the ALU is presented in Table 1.
  - a. Write test bench to verify the functionality of the ALU considering all possible input patterns
  - b. The enable signal will set the output to required functions if enabled, if disabled all the outputs are set to tri-state
  - c. The acknowledge signal is set high after every operation is completed

	A(31:0) B(31:0)	)
• > Opcode(2:0)	32-bit ALU	
• Enable		Result[32:0]

Figuro	1 ATT	ton loval	blook	diagram
riguie	I ALU	top level	DIOCK	diagram

Opcode(2:0)	ALU Operation	Rem	arks
000	A + B	Addition of two numbers	Both A and B are in two's complement format
001	A – B	Subtraction of two numbers	complement format
010	A + 1	Increment Accumulator by 1	A is in two's complement
011	A - 1	Decrement accumulator by 1	format
100	А	True	Inputs can be in any format
101	A Complement	Complement	
110	A OR B	Logical OR	
111	A AND B	Logical AND	

Table 1 ALU Functions

4. Write Verilog code for SR, D and JK and verify the flip flop.

5. Write Verilog code for 4-bit BCD synchronous counter.

6. Write Verilog code for counter with given input clock and check whether it works asclock divider performing division of clock by 2, 4, 8 and 16. Verify the functionality of the code.

**PART-B : Interfacing and Debugging** (EDWinXP, PSpice, MultiSim, Proteus, CircuitLab or any other equivalent tool can be used)

- 1. Write a Verilog code to design a clock divider circuit that generates 1/2, 1/3<sup>rd</sup> and 1/4<sup>th</sup>clock from a given input clock. Port the design to FPGA and validate the functionality through oscilloscope.
- 2. Interface a DC motor to FPGA and write Verilog code to change its speed and direction.
- 3. Interface a Stepper motor to FPGA and write Verilog code to control the Stepper motor rotation which in turn may control a Robotic Arm. External switches to be used for different controls like rotate the Stepper motor (i) +N steps if Switch no.1 of a Dip switch is closed (ii) +N/2 steps if Switch no. 2 of a Dip switch is closed (iii) –N steps if Switch no. 3 of a Dip switch is closed etc.
- 4. Interface a DAC to FPGA and write Verilog code to generate Sine wave of frequency F KHz (eg. 200 KHz) frequency. Modify the code to down sample the frequency to F/2 KHz. Display the Original and Down sampled signals by connecting them to an oscilloscope.
- 5. Write Verilog code using FSM to simulate elevator operation.

6. Write Verilog code to convert an analog input of a sensor to digital form and to display the same on a suitable display like set of simple LEDs, 7-segment display digits or LCD display.

**Course Outcomes:** At the end of this course, students should be able to:

- □ Write the Verilog/VHDL programs to simulate Combinational circuits in Dataflow, Behavioral and Gate level Abstractions.
- Describe sequential circuits like flip flops and counters in Behavioral description and obtain simulation waveforms.
- Synthesize Combinational and Sequential circuits on programmable ICs and test the hardware.
- □ Interface the hardware to the programmable chips and obtain the required output

#### **Conduct of Practical Examination:**

- □ All laboratory experiments are to be included for practical examination.
- □ Students are allowed to pick one experiment from the lot.
- □ Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- □ Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

	Choice Based Credit S	B. E. Common to all System (CBCS) and O SEMESTER -	utcome Based Education (C	)BE)	
		- SENIESTER - ENVIRONMENTAL			
Course	Course Code 18CIV59 CIE Marks 40				
	ng Hours / Week (L:T:P)	(1:0:0)	SEE Marks	60	
Credits		01	Exam Hours	02	
		Module - 1			
v	tems (Structure and Function):				
Biodive Defores	ersity: Types, Value; Hot-sp station.	ots; Threats and Con	servation of biodiversity, I	Forest Wealth, and	
		Module - 2			
	<b>ces in Energy Systems</b> (Merit nd Wind.	s, Demerits, Global Sta	atus and Applications): Hydr	ogen, Solar, OTEC	
	<b>I Resource Management</b> (C Seeding, and Carbon Trading.	oncept and case-studie	es): Disaster Management, S	Sustainable Mining	
		Module - 3			
Acts, C Waste	nmental Pollution (Sources, J ase-studies): Surface and Grou Management & Public Heal Industrial and Municipal Sludg	and Water Pollution; N th Aspects: Bio-medi	loise pollution; Soil Pollution	n and Air Pollutior	
		Module - 4			
Climate	<b>Environmental Concerns</b> (C c Change; Acid Rain; Ozone D abilitation of people, Environm	epletion; Radon and F			
		Module - 5			
Remote Enviror Field w	<b>Developments in Environmer</b> Sensing, Environment Imp mental Stewardship- NGOs. <b>rork:</b> Visit to an Environmental vater treatment Plant; ought to be	act Assessment, Env Engineering Laborator	ironmental Management S	ystems, ÍSO14001 r Treatment Plant o	
	outcomes: At the end of the c				
	Understand the principles of erissues on a global scale,	cology and environmer	tal issues that apply to air, la	nd, and water	
	Develop critical thinking and/o		nd apply them to the analy	sis of a problem o	
_	question related to the environ			• .•	
	Demonstrate ecology knowled		-	-	
	Apply their ecological knowle managers face when dealing w		aph a problem and describe th	he realities that	
Questic	on paper pattern:				
	The Question paper will have	5 1	8.		
	Each question will be for 01 m				
	Student will have to answer al	-	MR Sheet.		
Sl.	The Duration of Exam will be	Name of the		Edition and	
No.	Title of the Book	Author/s	Name of the Publisher	Year	
		Textbook/s			
1	Environmental Studies	Benny Joseph	Tata McGraw – Hill.	2 <sup>nd</sup> Edition, 2012	
2	Environmental Studies	S M Prakash	Pristine Publishing House, Mangalore	3 <sup>rd</sup> Edition <sup>,</sup> 2018	
3	Environmental Studies – From Crisis to Cure	R Rajagopalan	Oxford Publisher	2005	
		Reference Boo	oks		
1	Principals of	Raman Sivakumar	Cengage learning,	2 <sup>nd</sup> Edition, 2005	
1		ixaman SiyaKumal	Congage rearning,	2 Lunion, 2003	

	Environmental Science and Engineering		Singapur.	
2	Environmental Science – working with the Earth	G.Tyler Miller Jr.	Thomson Brooks /Cole,	11 <sup>th</sup> Edition, 2006
3	Text Book of Environmental and Ecology	Pratiba Sing, AnoopSingh& PiyushMalaviya	Acme Learning Pvt. Ltd. New Delhi.	1 <sup>st</sup> Edition

# BE 2018 Scheme Sixth Semester EC Syllabus

	<b>B. E. (EC / TC)</b>	•	
Choice Based Credit System	n (CBCS) and Outcome B SEMESTER – VI		
Course Code	TAL COMMUNICATION 18EC61	N CIE Marks	40
Number of Lecture Hours/Week	03 + 02 (Tutorial)	SEE Marks	60
Number of Lecture Hours/ week	03 + 02 (1 utor iai)	Exam Hours	00
	CREDITS – 04		05
<ul> <li>Understand the mathematical representation of signal protogrammeters and receiver.</li> <li>Compute performance metrics and performance parameters and conditions.</li> <li>Compute performance parameters and conditions.</li> </ul> Bandpass Signal to Equivalent Low pase envelopes, Canonical representation of bandpases systems, Complex representation of bandpases systems, Complex representation of bandpases (Canonical representation of bandpases (Canonical representation of bandpases systems, Complex representation of bandpases (Canonical representation (Canonical representation)))	becessing of digital data and barameters for symbol proce and mitigate channel induced <b>Module-1</b> <b>ss</b> : Hilbert Transform, Pr pass signals, Complex low of band pass signals and sys	signal conversion to symbol essing and recovery in ideal 1 impediments in corrupted e-envelopes, Complex pass representation of tems (Text 1: 2.8, 2.9,	and
Signaling over AWGN Channels- Introduc Schmidt Orthogonalization procedure, Conve vector channel, Optimum receivers using col matched filter receiver (Text 1: 7.1, 7.2, 7.3,	Module-2 ction, Geometric representa ersion of the continuous A' herent detection: ML Deco	WGN channel into a	L1,L2,L3
<b>Digital Modulation Techniques</b> : Phase sl generation, detection and error probabilities of <b>(Relevant topics in Text 1 of 7.6, 7.7).</b> Frequency shift keying techniques using Coh error probability <b>(Relevant topics in Text 1</b> Non coherent orthogonal modulation techniq diagrams treatment of Transmitter and Recei probability of error equation) <b>(Text 1: 7.11,</b>	hift Keying techniques us of BPSK and QPSK, M–ar herent detection: BFSK ger of 7.8). ques: BFSK, DPSK Symbo iver, Probability of error (w	y PSK, M–ary QAM eration, detection and l representation, Block	L1,L2,L3
	Module-4		
<b>Communication through Band Limited</b> Cl channels: Digital PAM Transmission through limited Channels: Design of band limited sig only), Design of band limited signals with co error for detection of Digital PAM: Probabilit ISI, Symbol–by–Symbol detection of data w Channel Equalization: Linear Equalizers (ZF	h Band limited Channels, S gnals for zero ISI–The Nyq ontrolled ISI-Partial Respon ity of error for detection of rith controlled ISI (Text 2: FE, MMSE), (Text 2: 9.4.2	Signal design for Band uist Criterion (statement use signals, Probability of Digital PAM with Zero 9.1, 9.2, 9.3.1, 9.3.2).	L1,L2,L3
	Module-5		
<b>Principles of Spread Spectrum:</b> Spread Spectrum Digital Communication System, D De-spreading on a narrowband Interference applications of DS Spread Spectrum Signals, Spread Spectrum, CDMA based on IS-95 (T	Direct Sequence Spread Spece, Probability of error (s, Generation of PN Sequen ext 2: 11.3.1, 11.3.2, 11.3.	ctrum Systems, Effect of tatement only), Some ces, Frequency Hopped <b>3</b> , <b>11.3.4</b> , <b>11.3.5</b> , <b>11.4.2</b> ).	L1,L2,L3
Course Outcomes: At the end of the course, Associate and apply the concepts of			

Test and validate symbol processing and performance parameters at the receiver under ideal and corrupted bandlimited channels.		
Demonstrate that bandpass signals subjected to corruption and distortion in a bandlimited channel can be processed at the receiver to meet specified performance criteria.		
on paper pattern:		
Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.		
Each full question can have a maximum of 4 sub questions.		
There will be 2 full questions from each module covering all the topics of the module.		
Students will have to answer 5 full questions, selecting one full question from each module.		
The total marks will be proportionally reduced to 60 marks as SEE marks is 60.		
Books:		
Simon Haykin, "Digital Communication Systems", John Wiley & sons, First Edition, 2014, ISBN 978-0-471-64735-5.		
John G Proakis and MasoudSalehi, "Fundamentals of Communication Systems", 2014 Edition, Pearson Education, ISBN 978-8-131-70573-5.		
ence Books:		
B.P.Lathi and Zhi Ding, "Modern Digital and Analog communication Systems", Oxford University Press, 4 <sup>th</sup> Edition, 2010, ISBN: 978-0-198-07380-2.		
Ian A Glover and Peter M Grant, "Digital Communications", Pearson Education, Third Edition, 2010, ISBN 978-0-273-71830-7.		
Bernard Sklar and Ray, "Digital Communications - Fundamentals and Applications", Pearson Education, Third Edition, 2014, ISBN: 978-81-317-2092-9.		
2010, ISBN 978-0-273-71830-7. Bernard Sklar and Ray, "Digital Communications - Fundamentals and Applications", Pearson		

Choice Based Credit System	B. E. (EC / TC) m (CBCS) and Outcome SEMESTER – VI	e Based Education (OBE)				
EMBEDDED SYSTEMS						
Course Code	18EC62	CIE Marks	40			
Number of Lecture Hours/Week	03+2 (Tutorial)	SEE Marks	60			
		Exam Hours	03			
	CREDITS – 04					
Course Learning Objectives: This course						
Explain the architectural features and i			5.			
Develop Programs using the various ir different applications.	istructions of ARM Corte	ex M3 and C language for				
Understand the basic hardware compo- and attributes of an embedded system	nents and their selection in.	method based on the characte	ristics			
□ Develop the hardware software co-des	•					
$\Box$ Explain the need of real time operating	g system for embedded sy	vstem applications.				
]	Module 1		RBT Leve			
ARM-32 bit Microcontroller: Thumb-2 te	chnology and application	s of ARM. Architecture of	L1,L2			
ARM Cortex M3, Various Units in the arch	itecture, Debugging supp	ort, General Purpose				
Registers, Special Registers, exceptions, int	errupts, stack operation, a	reset sequence (Text 1: Ch-1)	, 2, 3)			
ARM Cortex M3 Instruction Sets and I	Module 2 Programming: Assemb	ly basics Instruction list and				
ARM Cortex M3 Instruction Sets and H description, Thumb and ARM instructions Assembly and C language Programming (	s, Special instructions, U Text 1: Ch-4, Ch-10.1	Jseful instructions, CMSIS, to 10.6)				
	Module 3					
<b>Embedded System Components:</b> Embedded Embedded systems, Major applications and (Block diagram and explanation), Differences between RISC and CISC, Harvard	purpose of ES. Elements and Princeton, Big and Li	of an Embedded System	L1,L2			
Indian formats, Memory (ROM and RAM type		W: E: Ziches anly)				
Optocoupler, Communication Interfaces (I20 (Text 2: All the Topics from Ch-1 and Ch						
to 2.1.1.8, 2.2 to 2.2.2.3, 2.3 to 2.3.2, 2.3.3.						
	Module 4					
Embedded System Design Concepts: Char Operational and non-operational quality attr specific, Hardware Software Co-Design and firmware design and development (excludin and 4.2.2 only), Ch-7 (Sections 7.1, 7.2 only)	racteristics and Quality A ibutes, Embedded Systen Program Modeling (excl g C language). <b>Text 2: C</b>	ns-Application and Domain luding UML), Embedded 2h-3, Ch-4 (4.1, L3 4.2.1	ns, L1,L2,			
RTOS and IDF for Fmbedded System De		hasics	L1,L2,L			
<b>RTOS and IDE for Embedded System Design:</b> Operating System basics, Types of operating systems, Task, process and threads (Only POSIX Threads with an example program), Thread preemption, Preemptive Task scheduling techniques, Task Communication, Task synchronization issues – Racing and Deadlock, Concept of Binary and counting semaphores (Mutex example without any program),						
How to choose an RTOS, Integration and Embedded system Development Environm Disassembler/decompiler, simulator, emul (Sections 10.1, 10.2, 10.3, 10.5.2, 10.7, 10) 13 (a block diagram before 13.1, 13.3, 12)	nent – Block diagram (e. ator and debugging tech <b>).8.1.1, 10.8.1.2, 10.8.2</b> .	xcluding Keil), miques (Text 2: Ch-10				

Course Outcomes: After studying this course, students will be able to:

- □ Describe the architectural features and instructions of 32 bit microcontroller ARM Cortex M3.
- □ Apply the knowledge gained for Programming ARM Cortex M3 for different applications.
- Understand the basic hardware components and their selection method based on the characteristics and attributes of an embedded system.
- $\hfill\square$  Develop the hardware software co-design and firmware design approaches.
- $\Box$  Explain the need of real time operating system for embedded system applications.

#### Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- □ The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

## Text Books:

- 1. Joseph Yiu, "The Definitive Guide to the ARM Cortex-M3", 2<sup>nd</sup> Edition, Newnes, (Elsevier), 2010.
- Shibu K V, "Introduction to Embedded Systems", Tata McGraw Hill Education Private Limited, 2<sup>nd</sup> Edition.

- 1. James K. Peckol, "Embedded systems- A contemporary design tool", John Wiley, 2008, ISBN: 978-0-471-72180-2.
- 2. Yifeng Zhu, "Embedded Systems with Arm Cortex-M Microcontrollers in Assembly Language and C", 2nd E -Man Press LLC ©2015 ISBN:0982692633 9780982692639.
- 3. Embedded real time systems by K.V. K. K Prasad, Dreamtech publications, 2003.
- 4. Embedded Systems by Rajkamal, 2nd Edition, McGraw hill Publications, 2010.

Choice Based Credit System	B. E. (EC / TC) 1 (CBCS) and Outcom SEMESTER – VI	e Based Education (OBE)	
MICR	OWAVE and ANTEN	NAS	
Course Code	18EC63	CIE Marks	40
Number of Lecture Hours/Week	03+02(Tutorial)	SEE Marks	60
		Exam Hours	03
	CREDITS – 04		
<ul> <li>Course Learning Objectives: This course with Describe the microwave properties and Describe microwave devices for sev</li> <li>Understand the basics of antenna the Select antennas for specific applicat</li> </ul>	and its transmission mea reral applications eory	dia	
N	Iodule 1		RBT Level
Microwave Tubes: Introduction, Reflex Kly of Oscillations, Mode Curve (Qualitative And Microwave Transmission Lines: Microwa Systems, Transmission Line equations and so Coefficient, Standing Wave and Standing Wa (Text 2: 0.1, 0.2, 0.3, 3.1, 3.2, 3.3, 3.5, 3.6 Ex	alysis only). ( <b>Text 1: 9.</b> ave Frequencies, Micro olutions, Reflection Coe ave Ratio, Smith Chart,	<b>1, 9.2.1)</b> owave devices, Microwave efficient and Transmission Single Stub matching.	L1,L2
Ν	Iodule 2		
Microwave Network theory: Introduction Networks, S matrix representation of Multi-F			
Microwave Passive Devices: Coaxial Connectors and Adapters, Attenuators, Phase Shifters, Waveguide Tees, Magic tees. (Text 1: 6.4.2, 6.4.14, 6.4.15, 6.4.16)			L1,L2
N	Iodule 3		
Strip Lines: Introduction, Micro Strip lines, Strip Lines. (Text 2: 11.1, 11.2, 11.3, 11.4) Antenna Basics: Introduction, Basic Ante Intensity, Beam Efficiency, Directivity and C Communication Link, Antenna Field Zones.	nna Parameters, Patter Gain, Antenna Apertures	rns, Beam Area, Radiation s, Effective Height, Radio	L1,L2,L3
Ν	Iodule 4		
<ul> <li>Point Sources and Arrays: Introduction, Point Sources, Power Patterns, Power Theorem, Radiation Intensity, Arrays of two isotropic point sources, Linear Arrays of n Isotropic Point Sources of equal Amplitude and Spacing.(Text 3: 5.1 – 5.6, 5.9, 5.13)</li> <li>Electric Dipoles: Introduction, Short Electric Dipole, Fields of a Short Dipole, Radiation Resistance of a Short Electric Dipole, Thin Linear Antenna (Field Analyses) (Text 3: 6.1 - 6.5)</li> </ul>			L1,L2,L3, L4
Ν	Iodule 5		
Loop and Horn Antenna: Introduction, Sma Antenna as a special case, Radiation resistant with uniform current, Horn antennas Rectang 7.8, 7.19, 7.20) Antenna Types: The Helix geometry, Helix mono-filar axial mode Helical Antenna, Yagi 8.8, 9.5)	nce of loops, Directivity gular Horn Antennas.( <b>T</b> modes, Practical Desig	of Circular Loop Antennas ext 3: 7.1, 7.2, 7.4, 7.6, 7.7, gn considerations for the	L1,L2,L3

**Course outcomes:** At the end of the course students will be able to:

- □ Describe the use and advantages of microwave transmission
- □ Analyze various parameters related to microwave transmission lines and waveguides
- □ Identify microwave devices for several applications
- Analyze various antenna parameters necessary for building a RF system
- Recommend various antenna configurations according to the applications.

# Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- □ Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.

#### **Text Books:**

- 1. Microwave Engineering Annapurna Das, Sisir K Das, TMH, Publication, 2nd, 2010.
- 2. Microwave Devices and circuits- Samuel Y Liao, Pearson Education
- 3. Antennas and Wave Propagation- John D. Krauss, Ronald J Marhefka, Ahmad S Khan, 4<sup>th</sup> Edition, McGraw Hill Education, 2013

- 1. Microwave Engineering David M Pozar, John Wiley India Pvt. Ltd., 3rd Edn, 2008.
- 2. Microwave Engineering Sushrut Das, Oxford Higher Education, 2ndEdn, 2015
- 3. Antennas and Wave Propagation Harish and Sachidananda: Oxford University Press, 2007

Choice Resed Credit Su	B. E. (EC / TC) stem (CBCS) and Outcome Bas	ed Education (ORF)	
Choice Dascu Crean Sys	SEMESTER – VI	cu Euucation (ODE)	
	<b>OPERATING SYSTEM</b>		
Course Code	18EC641	<b>CIE Marks</b>	40
Number of Lecture Hours/Week	03	SEE Marks	60
<b>Total Number of Lecture Hours</b>	40 (8 Hours /Module)	Exam Hours	03
Course Learning Objectives: This course         Understand the services provided         Explain how processes are synch         Understand different approaches         Describe the structure and organ         Understand interprocess commute	d by an operating system. pronized and scheduled. of memory management and vir ization of the file system	tual memory management	
	Module-1		RBT Level
Introduction to Operating Systems OS, Goals of an OS, Operation of ar techniques, Efficiency, System Performa Batch processing, Multi programming, T Systems(Topics from Sections 1.2, 1.3,	ince and User Convenience, Clas ime Sharing Systems, Real Time	ses operating System,	L1,L2
	Module-2		
<b>Process Management:</b> OS View of Proc Threads, Kernel and User level Threads, Scheduling- RR and LCN, Scheduling in <b>3.3, 3.3.1 to 3.3.4, 3.4, 3.4, 1, 3.4.2, Sele</b> <b>Text).</b>	Non-preemptive scheduling- FC Unix and Scheduling in Linux (	FS and SRN, Preemptive <b>Topics from Sections</b>	L1,L2,L3
	Module – 3		
Memory Management: Contiguous M Paging, Segmentation, Segmentation v Paging, VM handler, FIFO, LRU pag Linux(Topics from Sections 5.5 to 5.9, Text).	with paging, Virtual Memory ge replacement policies, Virtual	Management, Demand memory in Unix and	L1,L2,L3
	Module-4		
<b>File Systems:</b> File systems and IOCS, File Protection, Interface between File sy file access <b>(Topics from Sections 7.1 to 7.8 of Tex</b> )	ile Operations, File Organization ystem and IOCS, Allocation of di		L1,L2
	Module-5		
Message Passing and Deadlocks: Over Mailboxes, Deadlocks, Deadlocks in rese algorithm, Deadlock Prevention (Topics	view of Message Passing, Implen ource allocation, Handling deadlo	ocks, Deadlock detection	L1,L2
Course Outcomes: At the end of the con Explain the goals, structure, oper Apply scheduling techniques to Explain organization of file syste Apply suitable techniques for co Describe message passing, dead	ration and types of operating syst find performance factors. ems and IOCS. ntiguous and non-contiguous me	mory allocation.	

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- □ The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

# **Text Book:**

Operating Systems – A concept based approach, by Dhamdhere, TMH, 2<sup>nd</sup> edition.

- 1. Operating systems concepts, Silberschatz and Galvin, John Wiley India Pvt. Ltd, 5<sup>th</sup> edition,2001.
- 2. Operating system-internals and design system, William Stalling, Pearson Education, 4th ed, 2006.
- 3. Design of operating systems, Tannanbhaum, TMH, 2001.

Choice Based Credit Syste	B. E. (EC / TC) m (CBCS) and Outcome Bas SEMESTER – VI	ed Education (OBE)	
ARITIFI	CAL NEURAL NETWORK	KS	
Course Code	18EC642	CIE Marks	40
Number of Lecture Hours/Week	03	SEE Marks	60
Total Number of Lecture Hours	40 (8 Hours / Module)	Exam Hours	03
	CREDITS – 03		
Course Learning Objectives: This course v Understand the basics of ANN and c Acquire knowledge on Generalization Understand reinforcement learning u Acquire knowledge of unsupervised	comparison with Human brain. on and function approximation using neural networks learning using neural network	of various ANN archite	
	Module-1		RBT
Introduction: Biological Neuron – Artificia Architecture: Feedforward and Feedback, Non-Linear Separable Problem. XOR Probl Learning: Learning Algorithms, Error co objective of TLNs, Perceptron Learning Alg	Convex Sets, Convex Hull and lem, Multilayer Networks. prrection and Gradient Desce	l Linear Separability, ent Rules, Learning	L1, L2
Ν	Module-2		
<b>Supervised Learning:</b> Perceptron learning, Learning, MSE Error surface, Steepest Dese Application of LMS to Noise Cancelling propagation Learning Algorithm, Practical of	cent Search, µ-LMS approxim , Multi-layered Network Ar	ate to gradient descent, chitecture, Back	L1,L2,L3
Ν	Module-3		
<b>Support Vector Machines and Radial Ba</b> Learning Theory, Support Vector Machines Basis Function Regularization theory, Gene application to face recognition.	, SVM application to Image C	lassification, Radial	L1,L2,L3
Ν	Module-4		
Attractor Neural Networks: Associative Associative memory, Hopfield Network, ap neural Network, Simulated Annealing, Bolt	plication of Hopfield Network	x, Brain State in a Box	L1,L2,L3
Ν	Module-5		
<b>Self-organization Feature Map:</b> Maxim Components, Generalized Learning Laws, V Application of SOM, Growing Neural Gas.			L1,L2,L3
<ul> <li>Course Outcomes: At the end of the course</li> <li>Understand the role of neural networe</li> <li>Understand the concepts and technique neural network models.</li> <li>Evaluate whether neural networks ar</li> <li>Apply neural networks to particular a performance.</li> </ul>	ks in engineering, artificial in ues of neural networks throug e appropriate to a particular ap	h the study of the most i oplication.	mportant

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- □ Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- $\Box$  The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

# **Text Book:**

Neural Networks A Classroom Approach– Satish Kumar, McGraw Hill Education (India) Pvt. Ltd, Second Edition.

- 1. Introduction to Artificial Neural Systems-J.M. Zurada, Jaico Publications 1994.
- 2. Artificial Neural Networks-B. Yegnanarayana, PHI, New Delhi 1998.

#### B. E. (EC / TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – VI

#### DATA STRUCTURE USING C++

Course Code	18EC643	IA Marks	40
Number of Lecture Hours/Week	03	Exam Marks	60
Total Number of Lecture/ Hours	40 (08 Hrs per Module)	Exam Hours	03
CREDITS –	03		

Course Learning Objectives: This course will enable students to

- □ Solve the problems using object oriented approach
- □ Explain fundamentals of data structures and their applications essential for programming/problem solving
- □ Analyze Linear Data Structures: Stack, Queues, Lists
- □ Analyze Non Linear Data Structures: Trees
- □ Assess appropriate data structure during program development/Problem Solving

#### Module -1

INTRODUCTION: C++ and its features, Data types, Variables, Operators, Expressions, Control structures, classes and Objects, Functions and parameters, function overloading, Recursion, Constructors, DestructorsandOperator overloading, Inheritance, Polymorphism, Programming examples. L1, L2

# Module -2

ARRAYS AND MATRICES: Arrays, Matrices, Special matrices, Sparse matrices.

POINTERS: Pointers, Dynamic memory allocation

LINEAR LISTS: Data objects and structures, Introduction to Linear and Non Linear data structures, Li n e ar list data structures, Array Representation, Vector Representation, Singly Linked lists and chains. L1, L2

#### Module -3

STACKS: The abstract data types, Array Representation, Linked Representation, Applications – Parsing and Evaluation of arithmetic expressions, Parenthesis Matching & Towers of Hanoi. L1, L2, L3

#### Module -4

QUEUES: The abstract data types, Array Representation, Linked Representation, Applications-Railroad car arrangement, Priority Queues

HASHING: Dictionaries, Linear representation, Hash table representation. L1, L2, L3

# Module -5

TREES: Binary trees, Properties and representation of binary trees, Common binary tree operations, Binary tree traversal the ADT binary tree, ADT binary tree and the class linked binary tree. Binary search trees operations and implementation. Heaps, Applications-Heap Sorting L1, L2, L3

**Course Outcomes:** After studying this course, students will be able to:

- □ Acquire knowledge of Dynamic memory allocation, Various types of data structures, operations and algorithms and Sparse matrices and Hashing
- Understand non Linear data structures trees and their applications
- Design appropriate data structures for solving computing problems
- Analyze the operations of Linear Data structures: Stack, Queue and Linked List and their applications

#### Text Book:

- 1. Data structures, Algorithms, and applications in C++, Sartaj Sahni, Universities Press, 2<sup>nd</sup> Edition, 2005.
- 2.

#### **Reference Books:**

2. Object Oriented Programming with C++, E.Balaguruswamy, TMH, 6th Edition, 2013.

Choice Based Credit Syst	B. E. (EC / TC) em (CBCS) and Outcome Based SEMESTER – VI	l Education (OBE)	
DIGITAL S	YSTEM DESIGN USING VER	ILOG	
Course Code	18EC644	CIE Marks	40
Number of Lecture Hours/Week	03	SEE Marks	60
Total Number of Lecture Hours	40 (08 Hrs per module)	Exam Hours	03
	CREDITS – 03		
<ul> <li>Course Learning Objectives: This course</li> <li>Understand the concepts of Verilo</li> <li>Design the digital systems as an ad</li> <li>Study the design and operation of application specific digital system</li> <li>Inspect how effectively IC's are endifferent application.</li> </ul>	g Language. ctivity in a larger systems design semiconductor memories frequer	tly used in	
<ul> <li>Design and diagnosis of processor</li> </ul>	s and I/O controllers used in emb	edded systems.	
	Module -1		RBT Level
Digital Systems and Embedded Systems, H 1.3 to 1.5 of Text). Combinational Basics: Combinational Co Circuits (2.3 and 2.4 of Text). Number Basics: Unsigned integers, Sig Numbers (3.1.1, 3.2.1, 3.3.1 and 3.4). Sequential Basics: Sequential Datapaths a (4.3 up to 4.3.1, 4.4 up to 4.4.1 of Text).	omponents and Circuits, Verifica gned Integers, Fixed point Nun	tion of Combinational abers, Floating point	L1,L2,L3
	Module -2		
Memories: Concepts, Memory Types, Err	or Detection and Correction (Ch	ap 5 of Text).	L1,L2,L3
	Module -3		
<b>Implementation Fabrics:</b> Integrated Ci Circuit boards, Interconnection and Signal	rcuits, Programmable Logic De integrity (Chap 6 of Text).	vices, Packaging and	L1,L2,L3
	Module -4		
I/O interfacing: I/O devices, I/O controlle (Chap 8 of Text).	ers, Parallel Buses, Serial Transm	ission, I/O software	L1,L2,L3
	Module -5		
<b>Design Methodology:</b> Design flow, Desig (Chap 10 of Text).	gn optimization, Design for test, N	Jontechnical Issues	L1,L2, L3, L4
<ul> <li>Course outcomes: After studying this course outcomes: After studying this course of the construct the combinational circuit</li> <li>Describe how arithmetic operation circuits that implement arithmetic</li> <li>Design a semiconductor memory for the Design embedded systems using s processor cores.</li> <li>Synthesize different types of I/O construction of the processor o</li></ul>	its, using discrete gates and progr as can be performed for each kind operations. for specific chip design. mall microcontrollers, larger CPU	of code, and also comb Js/DSPs, or hard or soft	
Question paper pattern:	ondoners that are used in enlocu	ucu system.	
<ul> <li>Examination will be conducted for of 20 marks.</li> <li>Each full question can have a max</li> </ul>			ons, each

There will be 2 full questions from each module covering all the topics of the module.

- □ Students will have to answer 5 full questions, selecting one full question from each module.
- $\Box$  The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

# **Text Book:**

Peter J. Ashenden, "Digital Design: An Embedded Systems Approach Using VERILOG", Elesvier, 2010.

- 1. Ming-Bo Lin, "Digital System Designs and Practices: Using Verilog HDL and FPGAs", Wiley, 2008
- 2. Charles Roth, Lizy K. John, "ByeongKilLeeDigital Systems Design Using Verilog, Cengage", Cengage, 1st Edition.
- 3. Donald E. Thomas, Philip R. Moorby, "The Verilog Hardware Description Language", Springer, Fifth edition.
- 4. Michael D. Ciletti, "Advanced Digital Design with the Verilog HDL" Pearson (Prentice Hall), Second edition.

# B. E. (EC / TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – VI

NA	NOELECTRONICS		
Course Code	18EC645	CIE Marks	40
Number of Lecture Hours/Week	03	SEE Marks	60
Total Number of Lecture Hours	40 (8 Hours / Module)	Exam Hours	03
Course Learning Objectives: This course we Enhance basic engineering science an Explain basics of top-down and botton Describe technologies involved in mo Know various nanostructures of carbo Learn the photo physical properties of	d technical knowledge of Nan m-up fabrication process, devi dern day electronic devices. on and the nature of the carbon	ces and systems. 1 bond itself.	
м	odule-1		RBT
Introduction: Overview of nanoscience microfabrication and electronic industry. Classification of Nanostructures, Electronic Bonding between atoms, Giant molecular crystalline solids, Periodicity of crystal lattice scale, Fabrication methods: Top down process growth of nanomaterials, ordering of nanosyst	Moore's law and conti c properties of atoms and solids, Free electron mode es, Electronic conduction, effe ses, Bottom up processes met tems( <b>Text 1</b> ).	nued miniaturization, solids: Isolated atom, ls and energy bands, cts of nanometerlength	Level
	Iodule-2	· 1	
Characterization: Classification, Microscopi techniques, diffraction techniques: bulk and su Inorganic semiconductor nanostructures confinement in semiconductor nanostructure super-lattices, band offsets, electronic density	urface diffraction techniques ( : overview of semiconduct es: quantum wells, quantum of states (Text 1).	Text 1). or physics. Quantum	L1, L2
N	Iodule-3		
Fabrication techniques: requirements of it wells, lithography and etching, cleaved-edge induced dots and wires, electrostatically induced thermally annealed quantum wells, semicor assembly techniques.(Text 1). Physical processes: modulation doping, quar ballistic carrier transport, Inter band absorpting phonon bottleneck, quantum confined stark characterization of semiconductor nanostructur	e over growth, growth of vi ced dots and wires, Quantum v nductor nanocrystals, collida ntum hall effect, resonant tunn ion, intraband absorption, Lig effect, nonlinear effects, coh	cinal substrates, strain well width fluctuations, al quantum dots, self- eling, charging effects, the emission processes, erence and dephasing,	L1, L2
Carbon Nanostructures: Carbon molecules.		notubes application of	
Carbon Nanotubes. (Text 2)			L1, L2
N	Iodule-5		
Nanosensors: Introduction, What is Sensor Order From Chaos, Characterization, Percep Electrochemical Sensors, Sensors Based On Sensor for the future. (Text 3) Applications: Injection lasers, quantum casca optical memories, coulomb blockade devices,	ntion, NanosensorsBased On n Physical Properties, Nanol ade lasers, single-photon sour	Quantum Size Effects, piosensors, Smart dust ces, biological tagging,	L1, L2
1).	photomic surretures, QWIP's		
<ul> <li>Course Outcomes: After studying this course</li> <li>Understand the principles behind Nan</li> <li>Know the effect of particles size on manomaterials.</li> </ul>	oscience engineering and Nar		f

□ Know the properties of carbon and carbon nanotubes and its applications.

- $\Box$  Know the properties used for sensing and the use of smart dust sensors.
- □ Apply the knowledge to prepare and characterize nanomaterials.
- Analyse the process flow required to fabricate state-of-the-art transistor technology.

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

# **Text Books:**

- 1. Ed Robert Kelsall, Ian Hamley, Mark Geoghegan, "Nanoscale Science and Technology", John Wiley, 2007.
- 2. Charles P Poole, Jr, Frank J Owens, "Introduction to Nanotechnology",

John Wiley, Copyright 2006, Reprint 2011.

3. T Pradeep, "Nano: The essentials-Understanding Nanoscience and Nanotechnology", TMH.

## **Reference Book:**

1. Ed William A Goddard III, Donald W Brenner, Sergey E. Lyshevski, Gerald J Iafrate, "Hand Book of Nanoscience Engineering and Technology", CRC press, 2003.

РҮТНО	N APPLICATION	PROGRAMMING	T
ubject Code	18EC 646	IA Marks	20
Number of Lecture Hours/Week	3	Exam Marks	80
Total Number of Lecture Hours	40	Exam Hours	03
	CREDITS – 03		
Course Learning Objectives: This			
□ Learn Syntax and Semantics and		Python.	
□ Handle Strings and Files in Pytho		a in Droth an	
<ul> <li>Understand Lists, Dictionaries an</li> <li>Implement Object Oriented Progr</li> </ul>			
<ul> <li>Build Web Services, Network and</li> </ul>	<b>U I</b>	-	
Modu	ıle — 1		Teaching
X71 1 11 1 4 4	X7 · 11 ·	1	Hours
Why should you learn to write programs, Conditional execution, Functions	variables, expressio	ons and statements,	8 Hours
-	ıle – 2		
teration, Strings, Files			8 Hours
=	ıle – 3		
Lists, Dictionaries, Tuples, Regular Expr	essions		8 Hours
Modu	ıle – 4		1
Classes and objects, Classes and function	s, Classes and metho	ods	8 Hours
Modu	ıle – 5		
Networked programs, Using Web Service	es, Using databases a	and SQL	8 Hours
Course outcomes: The students sho	ould be able to:		
Examine Python syntax and sema	antics and be fluent i	n the use of Python	flow control and functions.
□ Demonstrate proficiency in hand	ling Strings and File	Systems.	
<ul> <li>Create, run and manipulate Pytho Regular Expressions.</li> </ul>			
□ Interpret the concepts of Object-O	•	•	
<ul> <li>Implement exemplary application in Python.</li> </ul>	ns related to Networl	x Programming, Wel	o Services and Databases
Question paper pattern:			
□ The question paper will have TE	N questions.		
□ There will be TWO questions fro			
Each question will have question			
□ The students will have to answer	FIVE full questions	, selecting ONE full	question from each modul
Text Books:			

 Allen B. Downey, "Think Python: How to Think Like a Computer Scientist", 2<sup>nd</sup>Edition, Green Tea Press, 2015 (Chapters 15,16,17)

# **References:**

1. Mark Lutz, "Programming Python", 4<sup>th</sup> Edition, O'Reilly Media, 2011.ISBN-13: 978-9350232873.

2. Wesley J Chun, "Core Python Applications Programming", 3<sup>rd</sup> Edition, Pearson Education India, 2015. ISBN-13: 978-9332555365.

3. Reema Thareja, "Python Programming using problem solving approach", Oxford university press, 2017

# **OPEN ELECTIVES-A OFFERED BY EC/TC BOARD**

Choice Based Credit System (	B. E. EC/TE CBCS) and Outcome Bas	sed Education (OBE)	
Š	EMESTER – VI	. ,	
Course Code	NAL PROCESSING	CIE Marks	40
Number of Lecture Hours/Week	03	SEE Marks	60
Total Number of Lecture Hours	40(8Hours/Module)	Exam Hours	03
	CREDITS – 03	<b>I</b> I	
<ul> <li>Understand, represent and classify contwith the representation of LTI systems.</li> <li>Ability to represent continuous time sign domain and the frequency domain</li> <li>Understand the properties of analog filt</li> <li>Understand and apply sampling theorem from discrete time to continuous time (not able to represent the discrete time sign able to represent the discrete time si</li></ul>	gnals (both periodic and no ers, and have the ability to n and convert a signal fro without loss of informatio al in the frequency domain	on-periodic) in the time do o design Butterworth filters m continuous time to discr n)	main, s-
□ Able to design FIR and IIR filters to me	* *		RBT
Mo	odule-1		Level
Signal Definition, Signal Classification, Syst		classification, for both	L1, L2
continuous time and discrete time. Definition of			11,12
	odule-2		
Introduction to Fourier Transform, Fourier Seri			L1, L2
Transform, Frequency response of continuous t	odule-3		
Frequency response of ideal analog filters, Sal		th filters Design and	L1,L2,L3
implementation of Analog Butterworth filters to			11,112,115
	odule-4		
Sampling Theorem- Statement and proof, conversion sampling. The Discrete Fourier Transform, Propof analog and digital systems. (FFT not include	perties of DFT. Comparin		L1,L2,L3
	dule-5		
Definition of FIR and IIR filters. Frequency resp Transforming the Analog Butterworth filter to t techniques, to meet given specifications. Design the frequency sampling technique to meet given the desired filter frequency response (Chapter	he Digital IIR Filter n of FIR Filters using the n specifications Comparin	using suitable mapping Window technique, and	L1,L2,L3
<ul> <li>Course Outcomes: After studying this course,</li> <li>Understand and explain continuous tim frequency domain</li> <li>Apply the concepts of signals and syste</li> <li>Analyse the given system and classify t</li> <li>Design analog/digital filters to meet given a component (assignment component)</li> <li>Design and implement the digital filter and output of the filter for the given automatical system.</li> </ul>	e and discrete time signals ms to obtain the desired p he system/arrive at a suita en specifications using components/ suitable (FIR/IIR) using suitable s	parameter/ representation able conclusion le simulation tools imulation tools, and record	I the input

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- $\Box$  The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### **Text Book:**

'Signals and Systems', by Simon Haykin and Barry Van Veen, Wiley.

#### **References:**

- 1. 'Theory and Application of Digital Signal Processing', Rabiner and Gold
- 2. 'Signals and Systems', Schaum's Outline series
- 3. 'Digital Signal Processing', Schaum's Outline series

Course Code Number of Lecture Hours/Week Fotal Number of Lecture Hours	and SIGNAL CONDITIONING		
	18EC652	CIE Marks	40
<b>Fotal Number of Lecture Hours</b>	03	SEE marks	60
	40 (08 Hrs/module) CREDITS – 03	Exam Hours	03
Course Learning Objectives: This course Understand various technologies as Course Acquire and various technologies as Course Learning Objectives: This course Course Learning Objectives: This course			RBT
			Level
Introduction to sensor bases measuremer General concepts and terminology, sensor c microsensor technology, magnetoresistors, I gas sensors, liquid conductivity sensors (Selected topics from ch.1 & 2 of Text)	classification, primary sensors, mater		L1, L2
	Module 2		
Electromagnetic Sensors. Signal Conditioning for Reactance Variat Carrier Amplifiers, Coherent Detection, Spe Resolver-to-Digital and Digital-to-Resolver	ecific Signal Conditioners for Capac r Converters. <b>Module 3</b>	eitive Sensors,	L1, L2
Self-generating Sensors-Thermoelectric s		yroelectric sensors,	L2,L3
photovoltaic sensors, electrochemical senso			12,10
	Module 4	1 1 .	
<b>Digital and intelligent sensors</b> -position e resonators, SAW sensors, Vibrating wire meters.		based on quartz sensors, Digital flow	L2,L3
	Module 5		
		sensors based on	L2,L3
Sensors based on semiconductor junction magneto diodes and magneto transistors, pl MOSFET transistors, charge- coupled sens	sors – types of CCD imaging sensors	, unusonie oused	
magneto diodes and magneto transistors, pl MOSFET transistors, charge- coupled sens sensors.			
magneto diodes and magneto transistors, pl MOSFET transistors, charge- coupled sens	rse, students will be able to:		
magneto diodes and magneto transistors, pl MOSFET transistors, charge- coupled sens sensors. Course Outcomes: After studying this court	rse, students will be able to: s and their construction		
magneto diodes and magneto transistors, pl MOSFET transistors, charge- coupled sens sensors. Course Outcomes: After studying this cour	rse, students will be able to: s and their construction application		
magneto diodes and magneto transistors, pl MOSFET transistors, charge- coupled sens sensors. Course Outcomes: After studying this cour Appreciate various types of sensors Use sensors specific to the end use a	rse, students will be able to: s and their construction application		
<ul> <li>magneto diodes and magneto transistors, pl MOSFET transistors, charge- coupled senses</li> <li>Course Outcomes: After studying this courties</li> <li>Appreciate various types of sensors</li> <li>Use sensors specific to the end use and the end us</li></ul>	rse, students will be able to: s and their construction application sors 100 marks with question paper cont		ns, each
<ul> <li>magneto diodes and magneto transistors, pl MOSFET transistors, charge- coupled sens sensors.</li> <li>Course Outcomes: After studying this cour</li> <li>Appreciate various types of sensors</li> <li>Use sensors specific to the end use a</li> <li>Design systems integrated with sens</li> <li>Question paper pattern:</li> <li>Examination will be conducted for of 20 marks.</li> <li>Each full question can have a maxin</li> </ul>	rse, students will be able to: s and their construction application sors 100 marks with question paper cont mum of 4 sub questions.	aining 10 full questic	ons, each
<ul> <li>magneto diodes and magneto transistors, pl MOSFET transistors, charge- coupled senses</li> <li>Course Outcomes: After studying this courties</li> <li>Appreciate various types of sensors</li> <li>Use sensors specific to the end use and the end us</li></ul>	rse, students will be able to: s and their construction application sors 100 marks with question paper cont	aining 10 full questic of the module.	ns, each
	ns -Thermometers based on semicon	sensors based on	L2,]

#### B. E. (EC / TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – VI

# EMBEDDED SYSTEMS LAB

ENIDEDDED SISIENIS LAD		
18ECL66	CIE Marks	40
02 Hr Tutorial (Instructions) + 02 Hours Laboratory	SEE Marks	60
L1, L2, L3	Exam Hours	03
	18ECL66 02 Hr Tutorial (Instructions) + 02 Hours Laboratory	18ECL66CIE Marks02 HrTutorial (Instructions) + 02 Hours LaboratorySEE Marks

#### **CREDITS – 02**

Course Learning Objectives: This course will enable students to:

- □ Understand the instruction set of ARM Cortex M3, a 32 bit microcontroller and the software tool required for programming in Assembly and C language.
- □ Program ARM Cortex M3 using the various instructions in assembly level language for different applications.
- □ Interface external devices and I/O with ARM Cortex M3.
- Develop C language programs and library functions for embedded system applications.

## Laboratory Experiments

Conduct the following experiments on an ARM CORTEX M3 evaluation board to learn ALP and using evaluation version of Embedded 'C' &Keil uVision-4 tool/compiler.

# PART A:

- 1. ALP to multiply two 16 bit binary numbers.
- 2. ALP to find the sum of first 10 integer numbers.
- 3. ALP to find the number of 0's and 1's in a 32 bit data
- 4. ALP to find determine whether the given 16 bit is even or odd
- 5. ALP to write data to RAM

## PART B:

- 6. Display "Hello world" message using internal UART
- 7. Interface and Control the speed of a DC Motor.
- 8. Interface a Stepper motor and rotate it in clockwise and anti-clockwise direction.
- 9. Interface a DAC and generate Triangular and Square waveforms.
- 10. Interface a 4x4 keyboard and display the key code on an LCD.
- 11. Demonstrate the use of an external interrupt to toggle an LED On/Off.
- 12. Display the Hex digits 0 to F on a 7-segment LED interface, with an appropriate delay.
- 13. Measure Ambient temperature using a sensor and SPI ADC IC.

Course outcomes: After studying this course, students will be able to:

- □ Understand the instruction set of 32 bit microcontroller ARM Cortex M3, and the software tool required for programming in Assembly and C language.
- Develop assembly language programs using ARM Cortex M3 for different applications.
- □ Interface external devices and I/O with ARM Cortex M3.
- Develop C language programs and library functions for embedded system applications.

## **Conduction of Practical Examination:**

- □ One Question from PART A and one Question from PART B to be asked in the examination.
- □ Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- $\Box$  Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

#### B. E. ECE Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – VI

# **COMMUNICATION LAB**

Course Code	18ECL67	CIE Marks	40
Number of Lecture Hours/Week	02Hr Tutorial (Instructions) + 02 Hours Laboratory	SEE Marks	60
RBT Levels	L1, L2, L3	Exam Hours	03
	CREDITS – 02		

**Course Learning Objectives:** This course will enable students to:

- Design and test the communication circuits for different analog modulation schemes.
- Design and demonstrate the digital modulation techniques
- Demonstrate and measure the wave propagation in microstrip antennas
- □ Characteristics of microstrip devices and measurement of its parameters.
- Understand the probability of error computations of coherent digital modulation schemes.

## Laboratory Experiments

#### PART-A: Experiments No. 1 to 5 has to be performed using discrete components.

- 1. Amplitude Modulation and Demodulation: i) Standard AM, ii)DSBSC (LM741 and LF398 ICs can be used)
- 2. Frequency modulation and demodulation (IC 8038/2206 can be used)
- 3. Pulse sampling, flat top sampling and reconstruction
- 4. Time Division Multiplexing and Demultiplexing of two bandlimited signals.
- 5. FSK and PSK generation and detection
- 6. Measurement of frequency, guide wavelength, power, VSWR and attenuation in microwave test bench.
- 7. Obtain the Radiation Pattern and Measurement of directivity and gain of microstrip dipole and Yagi antennas.
- 8. Determination of
  - a. Coupling and isolation characteristics of microstrip directional coupler.
  - b. Resonance characteristics of microstrip ring resonator and computation of dielectric constant of the substrate.
  - c. Power division and isolation of microstrip power divider.

## PART-B: Simulation Experiments using SCILAB/MATLAB/Simulink or LabVIEW

- 1. Simulate NRZ, RZ, half-sinusoid and raised cosine pulses and generate eye diagram for binary polar signaling.
- 2. Pulse code modulation and demodulation system.
- 3. Computations of the Probability of bit error for coherent binary ASK, FSK and PSK for an AWGN Channel and Compare them with their Performance curves.
- 4. Digital Modulation Schemes i) DPSK Transmitter and receiver, ii) QPSK Transmitter and receiver.

# Course Outcomes: On the completion of this laboratory course, the students will be able to:

- Determine the characteristics and response of microwave waveguide.
- Determine the characteristics of microstrip antennas and devices and compute the parameters associated with it.
- Design and test the digital and analog modulation circuits and display the waveforms.
- □ Simulate the digital modulation systems & compare the error performance of basic digital modulation schemes.

## **Conduct of Practical Examination:**

- $\Box$  All laboratory experiments are to be considered for practical examination.
- □ For examination one question from **PART-A** and one question from **PART-B** or only one question from **PART-B** experiments based on the complexity, to be set.
- □ Students are allowed to pick one experiment from the lot.
- □ Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- □ Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

<u>BE 2018 Schen</u>	<u>ne Seventh Semester E</u> B. E. ECE	EC Syllabus	
Choice Based Credit System		e Based Education (OBE)	
	IPUTER NETWORK	S	
Course Code	18EC71	CIE Marks	40
Number of Lecture Hours/Week	3	SEE Marks	60
Total Numberof Lecture Hours	40 (08 Hours / Module)	Exam Hours	03
	CREDITS – 03		
Course Learning Objectives: This course v Understand the layering architecture of Understand the protocols associated wit Learn the different networking architect Learn the functions and services associated	OSI reference model a th each layer. tures and their represen	•	
			RBT
Ν	Iodule-1		Level
Introduction: Data communication: Compo Network criteria, Physical Structures, Networ (1.1,1.2, 1.3(1.3.1to 1.3.4 of Text). Network Models: Protocol Layering: Sce Protocol Suite: Layered Architecture, La Encapsulation and Decapsulation, Address Model: OSI Versus TCP/IP. (2.1, 2.2, 2.3 of 2	rk types: LAN, WAN, S enarios, Principles, Lo ayers in TCP/IP su sing, Multiplexing and	Switching, The Internet. ogical Connections, TCP/IP ite, Description of layers,	L1, L2
	Module-2		
<ul> <li>Data-Link Layer: Introduction: Nodes and I Link Layer addressing: Types of addresses, Flow and Error Control, Data Link Layer P. Piggybacking. (9.1, 9.2(9.2.1, 9.2.2), 11.1, 11</li> <li>Media Access Control: Random Access: A Text).</li> <li>Wired and Wireless LANs: Ethernet Protocol, Architectural Comparison, Characteristics, Acce Text)</li> </ul>	ARP. Data Link Contr rotocols: Simple Proto . <b>2of Text)</b> ALOHA, CSMA, CSMA	rol (DLC) services: Framing, col, Stop and Wait protocol, A/CD, CSMA/CA.( <b>12.1</b> of oduction to wireless LAN:	L1,L2, L3
	Module-3		1
Network Layer: Introduction, Network Layer Other services, Packet Switching: Datagr Addresses: Address Space, Classful Addressi Resolution, Forwarding of IP Packets: Based 18.5.1, 18.5.2 of Text) Network Layer Protocols: Internet Protocol	er services: Packetizing ram Approach, Virtua ing, Classless Addressi on destination Address	al Circuit Approach, IPV4 ng, DHCP, Network Address and Label. (18.1, 18.2, 18.4,	L1,L2, L3
Security of IPv4 Datagrams. (19.1of Text). Unicast Routing: Introduction, Routing Algo		or Routing, Link State	
Routing, Path vector routing. (20.1, 20.2of To	ext) Module-4		1
<b>Transport Layer:</b> Introduction: Transport oriented Protocols, Transport Layer Protocol Back-N Protocol, Selective repeat protocol. (2)	Layer Services, Con ols: Simple protocol, S	Stop and wait protocol, Go-	L1,L2, L3
<b>Transport-Layer Protocols in the Internet:</b> User Datagram Protocol: User Datagram, UDP		ions, Transmission Control	

Windows in TCP, Flow control, Error control, TCP congestion control. (24.2, 24.3.1, 24.3.2, 24.3.3, 24.3.4, 24.3.5, 24.3.6, 24.3.7, 24.3.8, 24.3.9 of Text)	
Module-5	
<b>Application Layer:</b> Introduction: providing services, Application- layer paradigms, Standard Client –Server Protocols: World wide web, Hyper Text Transfer Protocol, FTP: Two connections, Control Connection, Data Connection, Electronic Mail: Architecture, Wed Based Mail, Telnet: Local versus remote logging.Domain Name system: Name space, DNS in internet, Resolution, DNS Messages, Registrars, DDNS, security of DNS. (25.1, 26.1, 26.2, 26.3, 26.4, 26.6 of Text)	L1, L2
<ul> <li>Course Outcomes: At the end of the course, the students will be able to:</li> <li>Understand the concepts of networking thoroughly</li> <li>Identify the protocols and services of different layers.</li> <li>Distinguish the basic network configurations and standards associated with each network.</li> <li>Analyze a simple network and measurement of its parameters.</li> </ul>	
Question paper pattern:	
Examination will be conducted for 100 marks with question paper containing 10 full question 20 marks.	is, each of
$\Box$ Each full question can have a maximum of 4 sub questions.	
There will be 2 full questions from each module covering all the topics of the module.	
Students will have to answer 5 full questions, selecting one full question from each module.	
The total marks will be proportionally reduced to 60 marks as SEE marks is 60.	
<b>TEXT BOOK:</b> Forouzan, "Data Communications and Networking", 5 <sup>th</sup> Edition, McGraw Hill, 2013, ISE 25-906475-3.	BN: 1-
REFERENCE BOOKS:	
1. James J Kurose, Keith W Ross, Computer Networks, Pearson Education.	
2. Wayarles Tomasi, Introduction to Data Communication and Networking, Pearson Education	on.
<ol> <li>Andrew Tanenbaum, "Computer networks", Prentice Hall.</li> <li>William Stallings, "Data and computer communications", Prentice Hall,</li> </ol>	

Choice Based Credit Syste	B. E. ECE m (CBCS) and Outcome l SEMESTER – VII	Based Education (OBE	)
	VLSI DESIGN		
Course Code	18EC72	CIE Marks	40
Number of Lecture Hours/Week	03	SEE Marks	60
Total Number of Lecture Hours	40 (08 Hours / Module)	Exam Hours	03
	CREDITS – 03		
Course Learning Objectives: The objective Impart knowledge of MOS transisto Learn the operation principles and a Design Combinational, sequential an Infer the operation of Semiconducto Demonstrate the concepts of CMOS	r theory and CMOS technol nalysis of inverter circuits. nd dynamic logic circuits as rs Memory circuits.	logies	
N	Iodule-1		RBT Level
<b>Introduction:</b> A Brief History, MOS Transi (1.1 to 1.4 of TEXT2) <b>MOS Transistor Theory:</b> Introduction, I Effects, DC Transfer Characteristics (2.1, 2.2, 2.4 and 2.5 of TEXT2).		eristics, Non-ideal I-V	L1, L2
	Module-2		
<ul> <li>Fabrication: CMOS Fabrication and Layout, VLSI Design Flow, Introduction, CMOS Technologies, Layout Design Rules,</li> <li>(1.5 and 3.1 to 3.3 of TEXT2).</li> <li>MOSFET Scaling and Small-Geometry Effects, MOSFET Capacitances</li> <li>(3.5 to 3.6 of TEXT1)</li> </ul>			L1, L2,
(	Module-3		
<ul> <li>Delay: Introduction, Transient Response, RC Delay Model, Linear Delay Model, Logical Efforts of Paths (4.1 to 4.5 of TEXT2, except sub-sections 4.3.7, 4.4.5, 4.4.6, 4.5.5 and 4.5.6).</li> <li>Combinational Circuit Design: Introduction, Circuit families (9.1 to 9.2 of TEXT2, except subsection 9.2.4).</li> </ul>			L1, L2, L3
	Module-4		
<ul> <li>Sequential Circuit Design: Introduction, Circuit Design for Latches and Flip-Flops (10.1 and 10.3.1 to 10.3.4 of TEXT2)</li> <li>Dynamic Logic Circuits: Introduction, Basic Principles of Pass Transistor Circuits, Synchronous Dynamic Circuit Techniques, Dynamic CMOS Circuit Techniques (9.1, 9.2, 9.4 to 9.5 of TEXT1)</li> </ul>			L1, L2, L3
	Module-5		
<ul> <li>Semiconductor Memories: Introduction, I Static Random Access Memory (SRAM), (10.1 to 10.3 of TEXT1)</li> <li>Testing and Verification: Introduction, L Principles, Design for testability (15.1, 15.3, 15.5 15.6.1 to 15.6.3 of TEXT 2</li> </ul>	ogic Verification Principles		L1, L2

**Course outcomes:** At the end of the course, the students will be able to:

- Demonstrate understanding of MOS transistor theory, CMOS fabrication flow and technology scaling.
- □ Draw the basic gates using the stick and layout diagrams with the knowledge of physical design aspects.
- Demonstrate ability to design Combinational, sequential and dynamic logic circuits as per the requirements
- $\hfill\square$  Interpret Memory elements along with timing considerations
- □ Interpret testing and testability issues in VLSI Design

#### **Question paper pattern:**

- □ Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- $\Box$  The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### **TEXT BOOKS:**

- 1. "CMOS Digital Integrated Circuits: Analysis and Design" Sung Mo Kang & Yosuf Leblebici, Third Edition, Tata McGraw-Hill.
- 2. "CMOS VLSI Design- A Circuits and Systems Perspective"- Neil H. E. Weste, and David Money Harris4<sup>th</sup> Edition, Pearson Education.

# **REFERENCE BOOKS:**

- 1. Adel Sedra and K. C. Smith, "Microelectronics Circuits Theory and Applications", 6<sup>th</sup> or 7<sup>th</sup> Edition, Oxford University Press, International Version, 2009.
- Douglas A Pucknell & Kamran Eshragian, "Basic VLSI Design", PHI 3rd Edition, (original Edition - 1994).
- 3. Behzad Razavi, "Design of Analog CMOS Integrated Circuits", TMH, 2007.

#### <u>Professional Elective – 2</u>

#### B. E. (EC/TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – VII

SEMESTER – VII		
REAL TIME SYSTEM		
18EC731	CIE Marks	40
03	SEE Marks	60
	Exam Hours	03
nputer control and hardware componer velop software for Real-Time Applicati	nts for Real-Time Appli ons.	cation.
Module-1		RBT Levels
eal-time Systems, Time Constraints, Clas troduction, Sequence Control, Loop Co trol, Hierarchical Systems. ( <b>Text: 1.1</b>	sification of Programs. ontrol, Supervisory	, L1, L2
nts for Real-Time Applications:	Introduction, General ized Processors, tandard Interface.	L1, L2
iables and Constants, Cutlass, Modular Data types, Control Structures, Except ts and Device Handling, Concurrency, (Text: 5.1 to 5.14).	ity and Variables, ion Handling, Low-	L1,L2, L3
Real-Time Multi-Tasking OS, Schedulin duler and Real-Time Clock Interrupt H	Handler, Memory	L1,L2,L3
Module-5		
tion: Introduction, Specification Docu Foreground/Background System. Introduction, Yourdon Methodology,	· · ·	2, L3
e course, students should be able to:		
Real time systems and its classification	ns.	
computer control and the suitable comp	outer hardware requiren	nents for real-
m concepts and techniques required for	r real time systems.	
hms using suitable languages to meet I es to design and develop Real-Time Sy	Real time applications.	
	REAL TIME SYSTEM         18EC731       03         40 (08 Hours per Module)       Credits – 03         Course will enable students to: s of Real-time systems and its classific nputer control and hardware componer relop software for Real-Time Applicati ating system and RTS development me Module-1         Historical background, Elements of a Co- cal-time Systems, Time Constraints, Class troduction, Sequence Control, Loop Co- trol, Hierarchical Systems. (Text: 1.1 the Module-2         nts for Real-Time Applications: computers and Microcontrollers, Special nsfer Techniques, Communications, St Module-3         tions: Introduction, Syntax Layout and iables and Constants, Cutlass, Modular Data types, Control Structures, Except ts and Device Handling, Concurrency, (Text: 5.1 to 5.14). Module-4         teal-Time Multi-Tasking OS, Schedulii duler and Real-Time Clock Interrupt I ce Control, Task Co-Operation and Co         Module-5         tion: Introduction, Specification Docu Foreground/Background System. Introduction, Yourdon Methodology, 5).         e course, students should be able to: Real time systems and its classification computer control and the suitable computer control and the suitable computer	REAL TIME SYSTEM           18EC731         CIE Marks           03         SEE Marks           40 (08 Hours per Module)         Exam Hours           Credits – 03           Course will enable students to: s of Real-time systems and its classifications. mputer control and hardware components for Real-Time Applicelop software for Real-Time Applications. ating system and RTS development methodologies.           Module-1           Historical background, Elements of a Computer Control System. al-time Systems, Time Constraints, Classification of Programs.           troduction, Sequence Control, Loop Control, Supervisory trol, Hierarchical Systems. (Text: 1.1 to 1.6 and 2.1 to 2.6)           Module-2           nts for Real-Time Applications: Introduction, General computers and Microcontrollers, Specialized Processors, nsfer Techniques, Communications, Standard Interface.           Module-3           tions: Introduction, Syntax Layout and Readability, iables and Constants, Cutlass, Modularity and Variables, Data types, Control Structures, Exception Handling, Low- ts and Device Handling, Concurrency, Real-Time Support, (Text: 5.1 to 5.14).           Module-4           teal-Time Multi-Tasking OS, Scheduling Strategies, Priority fuller and Real-Time Clock Interrupt Handler, Memory ce Control, Task Co-Operation and Communication, Mutual           Module-5           tion: Introduction, Specification Document, Preliminary Foreground/Background System. Introduction, Yourdon Methodology, Ward and Mellor L1, L 5). </td

- C.M. Krishna, Kang G. Shin, "Real –Time Systems", McGraw –Hill International Editions, 1997.
   Real-Time Systems Design and Analysis, Phillip. A. Laplante, second edition, PHI, 2005.
- 3. Embedded Systems, Raj Kamal, Tata McGraw Hill, India, third edition, 2005.

#### **B. E. (EC/TC)** Choice Based Credit System (CBCS) and Outcome Based Education (OBE) **SEMESTER – VII** SATELLITE COMMUNICATION **Course Code** 18EC732 **CIE Marks** 40 Number of Lecture Hours/Week 03 **SEE Marks** 60 40 (8 Hours / Module) Total Number of Lecture Hours **Exam Hours** 03 CREDITS $-\overline{03}$ Course Learning Objectives: This course will enable students to Understand the basic principle of satellite orbits and trajectories. Study of electronic systems associated with a satellite and the earth station. □ Understand the various technologies associated with the satellite communication. Focus on a communication satellite and the national satellite system. Study of satellite applications focusing various domains services such as remote sensing, weather forecasting and navigation. **RBT** Level Module-1 Satellite Orbits and Trajectories: Definition, Basic Principles, Orbital parameters, Injection velocity and satellite trajectory, Types of Satellite orbits, Orbital perturbations, Satellite stabilization, Orbital effects on satellite's performance, Eclipses, Look angles: Azimuth angle, L1, L2 Elevation angle. Module-2 Satellite subsystem: Power supply subsystem, Attitude and Orbit control, Tracking, Telemetry and command subsystem, Payload. Earth Station: Types of earth station, Architecture, Design considerations, Testing, Earth station L1, L2 Hardware, Satellite tracking. Module-3 Multiple Access Techniques: Introduction, FDMA (No derivation), SCPC Systems, MCPC Systems, TDMA, CDMA, SDMA. Satellite Link Design Fundamentals: Transmission Equation, Satellite Link Parameters, L1,L2, L3 **Propagation considerations** Module-4 Communication Satellites: Introduction, Related Applications, Frequency Bands, Payloads, Satellite Vs. Terrestrial Networks, Satellite Telephony, Satellite Television, Satellite radio, L1, L2 Regional satellite Systems, National Satellite Systems. Module-5 Remote Sensing Satellites: Classification of remote sensing systems, orbits, Payloads, Types of images: Image Classification, Interpretation, Applications. L1,L2, L3 Weather Forecasting Satellites: Fundamentals, Images, Orbits, Payloads, Applications. Navigation Satellites: Development of Satellite Navigation Systems, GPS system, Applications. Course Outcomes: At the end of the course, the students will be able to: Describe the satellite orbits and its trajectories with the definitions of parameters associated with it. Describe the electronic hardware systems associated with the satellite subsystem and earth station. Describe the various applications of satellite with the focus on national satellite system. Compute the satellite link parameters under various propagation conditions with the illustration of multiple access techniques.

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- $\Box$  There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- □ The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

# **Text Book:**

Anil K. Maini, Varsha Agrawal, Satellite Communications, Wiley India Pvt. Ltd., 2015, ISBN: 978-81-265-2071-8.

- 1. Dennis Roddy, Satellite Communications, 4<sup>th</sup> Edition, McGraw-Hill International edition, 2006
- Timothy Pratt, Charles Bostian, Jeremy Allnutt, Satellite Communications, 2<sup>nd</sup> Edition, Wiley India Pvt. Ltd , 2017, ISBN: 978-81-265-0833-4

#### **B. E. (EC/TC)** Choice Based Credit System (CBCS) and Outcome Based Education (OBE) **SEMESTER – VII** DIGITAL IMAGEPROCESSING **Course Code** 18EC733 CIE Marks 40 Number of Lecture Hours/Week 03 SEE Marks 60 Total Number of Lecture Hours 40 (08 Hours per Module) Exam Hours 03 CREDITS-03 Course Learning Objectives: This course will enable students to □ Understand the fundamentals of digital image processing. □ Understand the image transforms used in digital image processing. □ Understand the image enhancement techniques used in digital image processing. □ Understand the image restoration techniques and methods used in digital image processing. □ Understand the Morphological Operations used in digital image processing. Module 1 **RBT** Level Digital Image Fundamentals: What is Digital Image Processing?, Origins of Digital Image L1,L2 Processing, Examples of fields that use DIP, Fundamental Steps in Digital Image Processing, Components of an Image Processing System, Elements of Visual Perception, Image Sensing and Acquisition. (Text: Chapter 1 and Chapter 2:Sections 2.1 to 2.2, 2.6.2) Module-2 Image Enhancement in the Spatial Domain: Image Sampling and Quantization, L1,L2 Some Basic Relationships Between Pixels, Linear and Nonlinear Operations. Some Basic Intensity Transformation Functions, Histogram Processing, Fundamentals of Spatial Filtering, Smoothing Spatial Filters, Sharpening Spatial Filters (Text:Chapter2:Sections 2.3to2.62,Chapter3:Sections3.2to3.6) Module-3 Frequency Domain: Preliminary Concepts, The Fourier Transform L1,L2 Discrete (DFT) of Two Variables, Properties of the 2-D DFT, Filtering In the Frequency Domain, Image Smoothing and Image Sharpening Using Frequency Domain Filters, Selective Filtering (Text:Chapter4: Sections4.2, 4.5to 4.10) Module-4 Restoration: Noise models, Restoration in the Presence of Noise Only using Spatial Filtering and Frequency Domain Filtering, Linear, Position-Invariant degradations, Estimating the Degradation Function, Inverse Filtering, Minimum Mean Square Error (Wiener) Filtering, L1.L2 **Constrained Least Squares Filtering** (Text:Chapter5:Sections5.2,to5.9) Module-5 Morphological Image Processing: Preliminaries, Erosion and Dilation, Opening and Closing. L1.L2 Color Image Processing: Color Fundamentals, Color Models, Pseudo color Image Processing.

(Text: Chapter 6: Sections 6.1 to 6.3 Chapter 9: Sections9.1to9.3)

**Course Outcomes:** At the end of the course, students should be able to:

- Understand image formation and the role human visual system plays in perception of gray and color image data.
- □ Apply image processing techniques in both the spatial and frequency (Fourier) domains.
- $\hfill\square$  Design and evaluate image analysis techniques
- □ Conduct independent study and analysis of Image Enhancement and restoration techniques.

#### Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- □ The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### Text Book:

DigitalImageProcessing-RafelCGonzalezandRichardE.Woods,PHI3rd Edition 2010.

- 1. Digital Image Processing- S. Jayaraman, S. Esakkirajan, T. Veerakumar, Tata Mc GrawHill2014.
- 2. FundamentalsofDigitalImageProcessing-A.K.Jain,Pearson2004.
- **3.** Image Processing analysis and Machine vision with Mind Tap by Milan Sonka and Roger Boile, Cengage Publications, 2018.

Choice Based Credi	B. E. ECE t System (CBCS) and Outcom SEMESTER – VII	e Based Education (OBE)		
DSP	ALGORITHMS and ARCHIT	TECTURE		
Course Code	18EC734	CIE Marks	40	
Number of Lecture Hours/Week	03	Exam Marks	60	
Total Number of Lecture Hours	40 (08 Hours per Module)	Exam Hours	03	
	CREDITS – 03			
<ul> <li>Course Learning Objectives: This course</li> <li>Figure out the knowledge and con</li> <li>Understand the computational bui</li> <li>Understand the various addressing processor.</li> <li>Learn how to interface the externa</li> <li>Understand basic DSP algorithms</li> </ul>	cepts of digital signal processing lding blocks of DSP processors g modes, peripherals, interrupts a l devices to TMS320C54xx pro	and its speed issues. and pipelining structure of TM	5320C54xx	
	Module -1		RBT Level	
<b>Introduction to Digital Signal Processin</b> Introduction, A Digital Signal – Processir Discrete Fourier Transform (DFT) and Fa Digital Filters, Decimation and Interpolat	ng System, The Sampling Process st Fourier Transform (FFT), Lin		L1,L2	
<b>Computational Accuracy in DSP Imple</b> Number Formats for Signals and Coeffic Error in DSP Implementation.	ients in DSP Systems, Dynamic	Range and Precision, Sources	of	
	Module -2			
Architectures for Programmable Digita Introduction, Basic Architectural Feature Memory, Data Addressing Capabilities Execution, Speed Issues, Features for Ex	s, DSP Computational Building , Address Generation Unit, Pr		L1,L2	
	Module -3			
<b>Programmable Digital Signal Processors:</b> Introduction, Commercial Digital Signal-processing Devices, Data Addressing Modes of TMS32OC54XX, Memory Space of TMS32OC54xx Processors, Program Control. Detail Study of TMS320C54X & 54xx Instructions and Programming, On – Chip Peripherals, Interrupts of TMS32OC54XX Processors, Pipeline Operation of TMS32OC54xx Processor.			L1,L2	
	Module -4			
<b>Implementation of Basic DSP Algorithms:</b> Introduction, The Q – notation, FIR Filters, IIR Filters, Interpolation and Decimation Filters (one example in each case).			le L1,L2	
<b>Implementation of FFT Algorithms:</b> Introduction, An FFT Algorithm for DFT Generation & Implementation on the TM	IS32OC54xx.	caling, Bit – Reversed Index.		
	Module -5			
<b>Interfacing Memory and Parallel I/O Peripherals to Programmable DSP Devices:</b> Introduction, Memory Space Organization, External Bus Interfacing Signals. Memory Interface, Parallel I/O Interface, Programmed I/O, Interrupts and I/O Direct Memory Access (DMA).		L1,L2		
<b>Interfacing and Applications of DSP Pr</b> Introduction, Synchronous Serial Interfac Receiver, A Speech Processing System, A	e, A CODEC Interface Circuit, I	DSP Based Bio-telemetry		

**Course Outcomes:** At the end of this course, students would be able to

- $\Box$  Comprehend the knowledge and concepts of digital signal processing techniques.
- □ Apply the knowledge of DSP computational building blocks to achieve speed in DSP architecture or processor.
- □ Apply knowledge of various types of addressing modes, interrupts, peripherals and pipelining structure of TMS320C54xx processor.
- □ Develop basic DSP algorithms using DSP processors.
- Discuss about synchronous serial interface and multichannel buffered serial port (McBSP) of DSP device.
- □ Demonstrate the programming of CODEC interfacing.

#### Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- □ Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- $\Box$  The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

### Text Book:

'Digital Signal Processing", Avatar Singh and S. Srinivasan, Thomson Learning, 2004.

- 1. "Digital Signal Processing: A practical approach", Ifeachor E. C., Jervis B. W Pearson-Education, PHI, 2002.
- 2. "Digital Signal Processors", B Venkataramani and M Bhaskar, TMH, 2nd, 2010
- 3. "Architectures for Digital Signal Processing", Peter Pirsch John Wiley, 2008

		<u>P1</u>	rofessional Electives -	<u>-3</u>	
	Cho	pice Based Credit Syste	B. E. (EC/TC) em (CBCS) and Outc SEMESTER – VI	come Based Education (OBE) I	
		IoT & WI	RELESS SENSOR N	NETWORKS	
Course	Code		18EC741	CIE Marks	40
Number	r of Lecture	Hours/Week	03	SEE Marks	60
Fotal	Number	of Lecture Hours	40 (8 Hours / Module)	Exam Hours	03
			CREDITS – 03		
	Describe the Understand to Develop con Identify the	bjectives: This course v OSI Model for IoT/M2 the architecture and des npetence in programmin uplink and downlink co cation of IOT / WSNs.	2M Systems. ign principles for deving for IoT Application	ce supporting IoT.	
		]	Module-1		<b>RBT</b> Levels
Techno Model 1 IoT/M2 Messag	logy Behind for the IoT/M M Gateway, e communic	IoT, Sources of IoT,M2 I2M Systems, data enric , web communication	2M communication, Exchment, data consolida protocols used by co P-SMS, CoAP-MQ, M 1.	k, IoT Architectural View, xamples of IoT. Modified OSI ation and device management at onnected IoT/M2M devices, MQTT,XMPP) for IoT/M2M	L1, L2
			Module-2		
commu protoco	nication,IPv4 ls: HTTP, HT	l, IPv6,6LoWPAN proto TTPS,FTP,TELNET an	ocol, IP Addressing in d ports.	onnectivity, Internet-based the IoT, Application layer	
comput Cloud-	ing paradigm	for data collection, sto	rage and computing, C	<b>Tatform:</b> Introduction, Cloud Cloud service models, IoT ag Nimbits Refer Chapter 4	L1, L2
			Module-3		
Prototyping and Designing Software for IoT Applications: Introduction, Prototyping Embedded device software, Programming Embedded Device Arduino Platform using IDE, Reading data from sensors and devices, Devices, Gateways, Internet and Web/Cloud services software development. Programming MQTT clients and MQTT server. Introduction to IoT privacy and security. Vulnerabilities, security requirements and threat analysis, IoT Security Tomography and layered attacker model Refer Chapter 9 and 10 of Text 1.			L1, L2, L3		
			Module-4		
Challen Archite Sensor Networ	nges for Wire e <b>ctures</b> : Sing Nodes, Opera k Scenarios,	gle-Node Architecture ating Systems and Exec	<ul> <li>Hardware Component ution Environments, N</li> <li>Figures of Merit, Destination</li> </ul>	s for Wireless Sensor Networks. ents, Energy Consumption of Network Architecture-Sensor sign principles for WSNs, , 2, 3 of Text 2.	L1, L2, L3
			Module-5		

Communication Protocols:
Physical Layer and Transceiver Design Considerations, MAC Protocols for Wireless Sensor
Networks, Low Duty Cycle Protocols And Wakeup Concepts - S-MAC, The Mediation Device
Protocol, Wakeup Radio Concepts, Contention based protocols(CSMA, PAMAS), Schedule based L1, L2, L3
protocols (LEACH, SMACS, TRAMA) Address and Name Management in WSNs, Assignment
of MAC Addresses, Routing Protocols- Energy-Efficient Routing, Geographic Routing,
Hierarchical networks by clustering Refer Chapter 4, 5, 7 and 11 of Text 2.
Course Outcomes: At the end of the course, students will be able to:
□ Understand choice and application of IoT & M2M communication protocols.
Describe Cloud computing and design principles of IoT.
Awareness of MQTT clients, MQTT server and its programming.
Develop an architecture and its communication protocols of of WSNs.
Question paper pattern:
Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
□ Each full question can have a maximum of 4sub questions.
□ There will be2 full questions from each module covering all the topics of the module.
□ Students will have to answer 5full questions, selecting one full question from each module.
$\Box$ The total marks will be proportionally reduced to 60 marks as SEE marks is 60.
Text Books:
1. Raj Kamal, "Internet of Things-Architecture and design principles", McGraw Hill Education.
<ol> <li>Holger Karl &amp; Andreas Willig, "Protocols And Architectures for Wireless Sensor Networks", John Wiley, 2005.</li> </ol>
Reference Books:
1. Feng Zhao & Leonidas J. Guibas, "Wireless Sensor Networks- An Information Processing Approach", Elsevier, 2007.
2. Kazem Sohraby, Daniel Minoli, & Taieb Znati, "Wireless Sensor Networks- Technology, Protocols, And

Applications", John Wiley, 2007.Anna Hac, "Wireless Sensor Network Designs", John Wiley, 2003.

Choice Based Credit Sys	B. E. (EC/TC) stem (CBCS) and Outcome l	Based Education (OBE)	
-	SEMESTER – VII		
	TOMOTIVE ELECTRONIC		40
Course Code Number of Lecture Hours/Week	18EC742 3	CIE Marks SEE Marks	<u>40</u> 60
Total Number of Lecture Hours	40 (8 Hours/Module)	Exam Hours	03
Total Number of Lecture mours	CREDITS – 03	Exam mours	03
Course Learning Objectives: This course Understand the basics of automobi Design and implement the electron the automobiles, providing add-on	ile dynamics and design electronics that attribute the reliabilit	-	features.
	Module -1		RBT Level
Physical Configuration, Survey of Major Cylinder Head, Four Stroke Cycle, Engin circuit and distribution, Spark pulse gener Transmission, Drive Shaft, Differential, S Starter Battery –Operating principle: (Ter <b>The Basics of Electronic Engine Contro</b> Emissions, Fuel Economy, Concept of an terms, Definition of Engine performance timing and EGR on performance, Control intake manifold pressure, Electronic Ignit	e Control, Ignition System - S ration, Ignition Timing, Diese Suspension, Brakes, Steering S <b>xt 2: Pg. 407-410</b> ) DI – Motivation for Electronic Electronic Engine control systerms, Engine mapping, Effect Strategy, Electronic Fuel control Strategy, Electronic Fuel control Fuel control Strategy, Electronic Fuel control Strategy, Electronic Fuel control	Spark plug, High voltage l Engine, Drive Train - System (Text 1: Chapter1), Engine Control – Exhaust stem, Definition of General t of Air/Fuel ratio, spark	L1, L2
Automotive Sensors – Automotive Cont			L1, L2
Variables to be measured, Airflow rate se Angular Position Sensor, Magnetic Reluc Shielded Field Sensor, Optical Crankshaf Engine Coolant Temperature (ECT) Sens Piezoelectric Knock Sensor. (Text 1: Cha Automotive Engine Control Actuators System (Text 1: Chapter 6)	tance Position Sensor, Hall ef t Position Sensor, Throttle An or, Exhaust Gas Oxygen (O2/ apter 6)	fect Position Sensor, Igle Sensor (TAS), EGO) Lambda Sensors,	
	Module -3		
<b>Digital Engine Control Systems</b> – Digita (Seven Modes), EGR Control, Electronic Advance Correction Scheme, Integrated I Evaporative Emissions Canister Purge, A <b>1: Chapter 7)</b> <b>Control Units</b> – Operating conditions, Det the Control unit, Control unit software. (T	Il Engine control features, Cor Ignition Control - Closed loo Engine Control System - Seco utomatic System Adjustment, esign, Data processing, Program <b>Fext 2: Pg. 196-207</b> )	p Ignition timing, Spark ndary Air Management, System Diagnostics. (Text	
Andrew dine Networking Drug Contents	Module -4	in the section. Compliance of	T 1 T 2
Automotive Networking –Bus Systems – networks, Examples of networked vehicle (Text 2: Pg. 85-91), Buses - CAN Bus, LIN Bus, MOST Bus, 92-151) Vehicle Motion Control – Typical Cruise Speed Sensor, Throttle Actuator, Digital of (Digital only), Antilock Brake System (A	es Bluetooth, Flex Ray, Diagnos e Control System, Digital Crui Cruise Control configuration,	stic Interfaces. ( <b>Text 2: Pg.</b> se Control System, Digital	L1,L2
Automotive Discussion This is the		d diagnastice Office 1	111414
Automotive Diagnostics–Timing Light diagnostics, Expert Systems, Occupant systems. (Text 1: Chapter 10) Future Automotive Electronic System vehicles, Fuel cell powered cars, Collision	Protection Systems – Accel ns – Alternative Fuel Engin	lerometer based Air Bag es, Electric and Hybrid	L1, L2,L3

warning system, Heads Up display, Speech Synthesis, Navigation – Navigation Sensors - Radio Navigation, Signpost navigation, dead reckoning navigation, Voice Recognition Cell Phone dialing, Advanced Cruise Control, Stability Augmentation, Automatic driving Control (Text 1: Chapter 11)

**Course Outcomes:** At the end of the course, students will be able to:

- □ Acquire an overview of automotive components, subsystems, and basics of Electronic Engine Control in today's automotive industry.
- □ Use available automotive sensors and actuators while interfacing with microcontrollers / microprocessors during automotive system design.
- Understand the networking of various modules in automotive systems, communication protocols and diagnostics of the sub systems.
- Design and implement the electronics that attribute the reliability, safety, and smartness to the automobiles, providing add-on comforts and get fair idea on future Automotive Electronic Systems.

### Question paper pattern:

- □ Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4sub questions.
- □ There will be2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5full questions, selecting one full question from each module.
- □ The total marks will be proportionally reduced to 60marksasSEEmarksis 60.

# **Text Books:**

- 1. William B. Ribbens, "Understanding Automotive Electronics", 6th Edition, Elsevier Publishing.
- 2. Robert Bosch Gmbh (Ed.) Bosch Automotive Electrics and Automotive Electronics Systems and Components, Networking and Hybrid Drive, 5th edition, John Wiley& Sons Inc., 2007.

# B. E. (EC/TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – VII

SI	EMESTER – VII	ased Education (OBE)	
MULTIME	DIA COMMUNICAT	ION	
Course Code	18EC743	CIE Marks	40
Number of Lecture Hours/Week	03	Exam Marks	60
Fotal Number of Lecture Hours40 (08 Hours per Module)Exam Hours			
	CREDITS – 03		
Course Learning Objectives: This course will Understand the importance of multimedia and repositories.	in today's online and o		
<ul> <li>Understand the how Text, Audio, Image a computer so that it can be processed, tran</li> <li>Understand the Multimedia Transport in V</li> <li>Understand the Real-time multimedia net</li> <li>Understand the Different network layer be</li> </ul>	smitted and stored effici Wireless Networks work applications.		ly in a
Mod	lule -1		<b>RBT</b> Level
Multimedia Communications:Introduction, multimedia networks, multimedia applications, (Chapter 1 of Text 1)		formation representatior king terminology.	, L1,L2
Moo	dule -2		
<b>Information Representation:</b> Introduction, D and Video.(Chapter 2 of Text 1)	Digitization princi	ples, Text, Images, Audi	D L1,L2
Moo	dule -3		•
Text and Image Compression: Introduction, Compression.(Chapter 3 of Text 1) Distributed Multimedia Systems: Introduc management of DMS, Networking, Multimedia to 4.5 of Text 2)	tion, main Features	of a DMS, Resourc	
Mod	lule -4		
Audio and video compression: Introduction compression principles, video compression.(Cl		video compression, vide	o L1,L2
Mod	ule -5		
Multimedia Information Networks: Introduce FDDI High-speed LANs, LAN protocol(Chap. The Internet: Introduction, IP Datagrams, Frag Support, IPv8.(Chap. 9 of Text 1)	8 of Text 1).		s, L1,L2
<ul> <li>Course Outcomes: After studying this course</li> <li>Understand basics of different multimedia a</li> <li>Understand different compression techniqu</li> <li>Describe multimedia Communication across</li> <li>Analyse different media types to represent</li> <li>Compress different types of text and image</li> </ul>	networks and application les to compress audio an ss Networks. them in digital form.	ns. d video.	

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- $\Box$  There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- $\Box$  The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

# Text Book:

- 1. Multimedia Communications- Fred Halsall, Pearson Education, 2001, ISBN -9788131709948.
- 2. Multimedia Communication Systems- K. R. Rao, Zoran S. Bojkovic, Dragorad A. Milovanovic, Pearson Education, 2004. ISBN -9788120321458.

### **Reference Book:**

Multimedia: Computing, Communications and Applications- Raifsteinmetz, Klara Nahrstedt, Pearson Education, 2002. ISBN 978817758

Choice Based Credit System ( S	B. E. (EC/TC) CBCS) and Outcome Base EMESTER – VII	ed Education (OB	E)
C	RYPTOGRAPHY		
Course Code	<b>18EC744</b>	CIE Marks	40
Number of Lecture Hours/Week	03	Exam Marks	60
Total Number of Lecture Hours	40 (08 Hours per Module)	Exam Hours	03
	CREDITS – 03		
Course Learning Objectives: This course willUnderstand the basics of symmetric IExplain classical cryptography algoriAcquire knowledge of mathematicalDescribe pseudo random sequence geExplain symmetric and asymmetric of	key and public key cryptogr ithms. concepts required for crypt eneration technique.		
Moo	dule -1		RBT Leve
Classical Encryption Techniques: Symme Transposition techniques (Text 1: Chapter 1) Basic Concepts of Number Theory and Finite arithmetic (Text 1: Chapter 3)	-	-	L1,L2
	Module -2		
<b>SYMMETRIC CIPHERS:</b> Traditional Block The AES Cipher. (Text 1: Chapter 2: Section1, 2, Chapter 4:S	•	yption standard (D	DES), L1,L2
	Module -3		
<b>Basic Concepts of Number Theory and Finit</b> of the form GF(p), Prime Numbers, Fermat's a <b>(Text 1: Chapter 3 and Chapter 7: Section 1</b>	nd Euler's theorem, discret		lds L1,L2
	Module -4		
ASYMMETRIC CIPHERS: Principles of Pu Diffie - Hellman Key Exchange, Elliptic Curve (Text 1: Chapter 8, Chapter 9: Section 1, 3, 4)	Arithmetic, Elliptic Curve		L1,L2,L3
	Module -5		
<b>Pseudo-Random-Sequence Generators and S</b> Linear Congruential Generators, Linear Feedba ciphers, Stream ciphers using LFSRs, A5, Hug generators, Gifford, Algorithm M,PKZIP (Tex	ack Shift Registers, Design hes XPD/KPD, Nanoteq, R		
<ul> <li>Course Outcomes: After studying this course</li> <li>Explain basic cryptographic algorithms</li> <li>Use symmetric and asymmetric cryptog</li> <li>Apply concepts of modern algebra in cr</li> <li>Apply pseudo random sequence in streat</li> </ul>	to encrypt and decrypt the or raphy algorithms to encrypt yptography algorithms.		formation.

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- $\Box$  The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

# Text Books:

- 1. William Stallings, "Cryptography and Network Security Principles and Practice", Pearson Education Inc., 6th Edition, 2014, ISBN: 978-93-325-1877-3
- 2. Bruce Schneier, "Applied Cryptography Protocols, Algorithms, and Source code in C", Wiley Publications, 2nd Edition, ISBN: 9971-51-348-X.

- 1. Cryptography and Network Security, Behrouz A. Forouzan, TMH, 2007.
- 2. Cryptography and Network Security, Atul Kahate, TMH, 2003.

Choice Based Credit Sy	SEMEST	nd Outcome Based Ed ïER – VII	ucation (OBE)	
MAC	CHINE LEARN	ING WITH PYTHON		
Subject Code	18EC745	IA Marks	40	
Number of Lecture Hours/Week	03	Exam Marks	60	
Total Number of Lecture Hours	40	Exam Hours	03	
	CREDITS -	- 03		
Course Learning Objectives: This	s course will ena	ble students to		
<ul> <li>Define machine learning and pro</li> <li>Differentiate supervised, unsuper</li> </ul>	rvised and reinfo	rcement learning		
<ul> <li>Apply neural networks, Bayes cl learning.</li> <li>Perform statistical analysis of ma</li> </ul>			lems appear in m	achine
Module – 1		conniques.		Teaching Hours
s y s t e m , Perspective and Issues in Mac Concept Learning: Concept learning ta Version space, Candidate Elimination alg Python libraries suitable for Machine I NumPy Arrays, and Data Visualization w Text Book1, Sections: 1.1 – 1.3, 2.1-2.5 Module – 2 Decision Tree Learning: Decision tree tree learning, Basic decision tree learning learning, Inductive bias in decision tree I program in Python Text Book1, Sections: 3.1-3.7	sk, Concept lear orithm, Inductive cearning: Numer with Matplotlib 5, 2.7 ce representation g algorithm, hypo	Bias. Fical Analysis and Data H , Appropriate problem othesis space search in c	Exploration with ms for decision lecision tree	10 Hours
Module – 3				
Artificial Neural Networks:Introd Appropriate problems, Perceptrons, Bacl Text book 1, Sections: 4.1 – 4.6			resentation, am in Python	08 Hours
Module – 4				
<b>Bayesian Learning:</b> Introduction, Baye error hypothesis, ML for predicting Bayesian belief networks, EM algorithm <b>Text book 1, Sections: 6.1 – 6.6, 6.9, 6.</b>	probabilities, M , Example progra	DL principle, Naive I	learning, <b>10</b> ML Bayes <b>Hours</b> c	and LS assifier,
Module – 5				
<b>Evaluating Hypothesis:</b> Motivation, F theorem, General approach for derivin hypothesis, Comparing learning algorithe <b>Instance Based Learning:</b> Introduct regression, radial basis function, cased-b <b>Reinforcement Learning:</b> Introduction, <b>Text book 1, Sections: 5.1-5.6, 8.1-8.5</b> ,	ng confidence ms. ion, k-nearest ased reasoning, Learning Task, (	intervals, Difference neighbor learning,	in error of two locally weighted	12 Hours
Apply theory of probab	in machine apervised or rein ility and statistic , ANN, Bayes cl	learning. forcement learning for p s in machine learning assifier, k nearest neigh	-	

#### Question paper pattern:

- $\Box$  The question paper will have ten questions.
- $\Box$  There will be 2 questions from each module.
- □ Each question will have questions covering all the topics under a module.
- □ The students will have to answer 5 full questions, selecting one full question from each module.

## Text Books:

1. Tom M. Mitchell, Machine Learning, India Edition 2013, McGraw Hill Education.

## **Reference Books:**

1. Trevor Hastie, Robert Tibshirani, Jerome Friedman, h The Elements of Statistical Learning, 2nd edition, springer series in statistics.

2. Ethem Alpaydın, Introduction to machine learning, second edition, MIT press.

4. https://www.oreilly.com/library/view/python-for-data/9781491957653/ch01.html

#### B. E. ECE Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – VII

COMPUTER NETWORKS LAB				
Course Code	18ECL76	CIE Marks	40	
Number of Lecture Hours/Week	02Hr Tutorial (Instructions) + 02 Hours Laboratory	SEE Marks	60	
RBT Levels	L1, L2, L3	Exam Hours	03	

**Course Learning Objectives:** This course will enable students to:

- Choose suitable tools to model a network and understand the protocols at various OSI reference levels.
- Design a suitable network and simulate using a Network simulator tool.
- $\Box$  Simulate the networking concepts and protocols using C/C++ programming.
- $\Box$  Model the networks for different configurations and analyze the results.

### Laboratory Experiments

PART-A: Simulation experiments using NS2/ NS3/ OPNET/ NCTUNS/ NetSim/QualNet or any other equivalent tool

- 1. Implement a point to point network with four nodes and duplex links between them. Analyze the network performance by setting the queue size and varying the bandwidth.
- 2. Implement a four node point to point network with links n0-n2, n1-n2 and n2-n3. Apply TCP agent between n0-n3 and UDP between n1-n3. Apply relevant applications over TCP and UDP agents changing the parameter and determine the number of packets sent by TCP/UDP.
- 3. Implement Ethernet LAN using n (6-10) nodes. Compare the throughput by changing the error rate and data rate.
- 4. Implement Ethernet LAN using n nodes and assign multiple traffic to the nodes and obtain congestion window for different sources/ destinations.
- 5. Implement ESS with transmission nodes in Wireless LAN and obtain the performance parameters.
- 6. Implementation of Link state routing algorithm.

### **PART-B: Implement the following in C/C++**

- 1. Write a program for a HLDC frame to perform the following.
- i) Bit stuffing
- ii) Character stuffing.
- 2. Write a program for distance vector algorithm to find suitable path for transmission.
- 3. Implement Dijkstra's algorithm to compute the shortest routing path.
- 4. For the given data, use CRC-CCITT polynomial to obtain CRC code. Verify the program for the cases a. Without error
- b. With error
- 5. Implementation of Stop and Wait Protocol and Sliding Window Protocol
- 6. Write a program for congestion control using leaky bucket algorithm.

**Course outcomes:** On the completion of this laboratory course, the students will be able to:

- □ Use the network simulator for learning and practice of networking algorithms.
- □ Illustrate the operations of network protocols and algorithms using C programming.
- □ Simulate the network with different configurations to measure the performance parameters.
- □ Implement the data link and routing protocols using C programming.

#### **Conduct of Practical Examination:**

- □ All laboratory experiments are to be included for practical examination.
- □ For examination one question from software and one question from hardware or only one hardware experiments based on the complexity to be set.
- $\Box$  Students are allowed to pick one experiment from the lot.
- □ Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

Choice Based Cro	B. E. ECE edit System (CBCS) and Outcome Bas SEMESTER – VII	ed Education (OBE	)
	VLSI LAB		
Course Code	18ECL77	<b>CIE Marks</b>	40
Number of Lecture Hours/Week	02Hr Tutorial (Instructions) + 02 Hours Laboratory	SEE Marks	60
RBT Levels	L1, L2, L3	Exam Hours	03
	CREDITS – 02		
<ul> <li>Design layouts and perform</li> <li>Perform ASIC design flow evaluating the synthesis re</li> </ul>	is course will enable students to: nd verify CMOS digital circuits n physical verification of CMOS digital v and understand the process of synthesis ports to obtain optimum gate level netlist and understand the stages in ASIC desig	, synthesis constraint t	is and
Experiments can be conducted Cadence/Synopsis/Mentor Grap	using any of the following or equivaler phics/Microwind	nt design tools:	
	Laboratory Experiments Part – A		
	Analog Design		
Use any VLSI design tools to ca 180 nm.	rry out the experiments, use library fi	les and technology f	files below
<ul> <li>a. Set the input signal to a of 20ns and plot the in</li> <li>b. From the simulation rest</li> <li>c. Tabulate the results of d</li> <li>1. b)Draw layout of inverter with</li> </ul>	= Wp/2 and length at selected technology pulse with rise time, fall time of 1ns and put voltage and output voltage of designed ults compute tpHL, tpLH and td for all th elay and find the best geometry for minin h Wp/Wn = 40/20, use optimum layout t layout simulations, compare the results	pulse width of 10ns ed inverter? mee geometrical setti mum delay for CMO methods. Verify for	and time period ngs of width? S inverter? DRC and LVS
computed in experiment 1. Verif possible combinations of input tabulate the results. 2.b)Draw layout of NAND with	2-input CMOS NAND gate having similarly the functionality of NAND gate and a vectors. Table the results. Increase the Wp/Wn = $40/20$ , use optimum layout 1 t layout simulations, compare the results	also find out the dela e drive strength to 2 methods. Verify for	by td for all fou 2X and 4X an DRC and LVS
response and AC response? Me transistor geometries, study the in	on Source Amplifier with PMOS Curre asures the Unity Gain Bandwidth (UG npact of variation in width to UGB.	B), amplification fa	ctor by varying
	source amplifier, use optimum layout n n post layout simulations, compare the		
<ul><li>a. UGB</li><li>b. dB bandwidth</li><li>c. Gain margin and phase mandled definition of the investment of the inve</li></ul>	ge operational amplifier and measure the rgin with and without coupling capacitan rting and non-inverting configuration and width, gain and power requirement in op	ice d verify its functiona	

transistor geometries and record the observations. 4. b) Draw layout of two-stage operational amplifier with minimum transistor width set to 300 (in 180/90/45 nm technology), choose appropriate transistor geometries as per the results obtained in 4.a. Use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations. Part - B **Digital Design** Carry out the experiments using semicustom design flow or ASIC design flow, use technology library 180/90/45nm and below Note: The experiments can also be carried out using FPGA design flow, it is required to set appropriate constraints in FPGA advanced synthesis options 1.Write verilog code for 4-bit up/down asynchronous reset counter and carry out the following: a. Verify the functionality using test bench b. Synthesize the design by setting area and timing constraint. Obtain the gate level netlist, find the critical path and maximum frequency of operation. Record the area requirement in terms of number of cells required and properties of each cell in terms of driving strength, power and area requirement. c. Perform the above for 32-bit up/down counter and identify the critical path, delay of critical path, and maximum frequency of operation, total number of cells required and total area. 2.Write verilog code for 4-bit adder and verify its functionality using test bench. Synthesize the design by setting proper constraints and obtain the net list. From the report generated identify critical path, maximum delay, total number of cells, power requirement and total area required. Change the constraints and obtain optimum synthesis results. 3.Write verilog code for UART and carry out the following: Perform functional verification using test bench a b. Synthesize the design targeting suitable library and by setting area and timing constraints For various constrains set, tabulate the area, power and delay for the synthesized netlist c. Identify the critical path and set the constraints to obtain optimum gate level netlist d. with suitable constraints 4. Write verilog code for 32-bit ALU supporting four logical and four arithmetic operations, use case statement and if statement for ALU behavioral modeling. a. Perform functional verification using test bench b. Synthesize the design targeting suitable library by setting area and timing constraints For various constrains set, tabulate the area, power and delay for the synthesized netlist c. Identify the critical path and set the constraints to obtain optimum gate level netlist d. with suitable constraints Compare the synthesis results of ALU modeled using IF and CASE statements. 5. Write verilog code for Latch and Flip-flop, Synthesize the design and compare the synthesis report (D, SR, JK). 6.For the synthesized netlist carry out the following for any two above experiments: a. Floor planning (automatic), identify the placement of pads b. Placement and Routing, record the parameters such as no. of lavers used for routing, flip method for placement of standard cells, placement of standard cells, routes of power and ground, and routing of standard cells c. Physical verification and record the LVS and DRC reports d. Perform Back annotation and verify the functionality of the design e. Generate GDSII and record the number of masks and its color composition **Course Outcomes:** On the completion of this laboratory course, the students will be able to: Design and simulate combinational and sequential digital circuits using Verilog HDL Understand the Synthesis process of digital circuits using EDA tool. Perform ASIC design flow and understand the process of synthesis, synthesis constraints and evaluating the synthesis reports to obtain optimum gate level net list Design and simulate basic CMOS circuits like inverter, common source amplifier and differential amplifiers. Perform RTL-GDSII flow and understand the stages in ASIC design.

### **OPEN ELECTIVE-B OFFERED BY EC/TC BOARD**

### B. E. ECE Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – VII

	SEMESTER – VII		
COM	MUNICATION THEOR	RY	
Course Code	18EC751	CIE Marks	40
Number of Lecture Hours/Week	3	SEE Marks	60
Total Number of Lecture Hours	40 (8 Hours/Module)	Exam Hours	03
	CREDITS – 03		
<ul> <li>Course Learning Objectives: This course w</li> <li>Describe essential elements of an electro</li> <li>Understand Amplitude, Frequency &amp; Ph</li> <li>Explain the basics of sampling and quan</li> <li>Understand the various digital modulatio</li> <li>The concepts of wireless communication</li> </ul>	nic communications. ase modulations, and Am tization. on schemes.	plitude demodulation.	
	Module -1		RBT Level
<b>Introduction to Electronic Communicat</b> frequency spectrum, signal and its representa system, primary communication resources, s transmission, Modulation, Concept of freque ( <b>Text 1: 1.1 to1.10</b> )	ation, Elements of electron signal transmission concep	nic communications ots, Analog and digital	L1, L2
	Module -2		
Noise: Classification and source of noise (T Amplitude Modulation Techniques: Typ modulation, AM power distribution, Limitat Angle Modulation Techniques: Principle Concepts, Theory of phase modulation (TEX Analog Transmission and Reception: A (TEXT1:6.1,6.2)	tes of analog modulation, ions of AM, (TEXT 1: 4. es of Angle modulation, XT1: 5.1,5.2, 5.5)	1,4.2, 4.4, 4.6) Theory of FM-basic	L1, L2
	Module -3		
<b>Sampling Theorem and pulse Modula</b> Transmissions, Sampling Theorem, Classifi PWM, PPM, PCM, Quantization of signals (	cation of pulse modulat		L1, L2
	Module -4		
Digital Modulation Techniques: Types of ( 1: 9.1 to 9.5) Source and Channel Coding: Objective Shannon's source coding theorem, need of c control and coding (TEXT 1: 11.1 to 11.3, 1	of source coding, source hannel coding, Channel coding, Channel coding, 11.8, 11.9,11.12)	e coding technique,	L1,L2
	Module -5		
<b>Evolution of wireless communication syste</b> Advantages of wireless communication, disa network generations, Comparison of wireless Applications of wireless communication( <b>TE</b> <b>Principles of Cellular Communications:</b> C Frequency reuse concept, Cluster size and sy Frequecy reuse distance( <b>TEXT 2: 4.1 to 4.7</b>	advantages of wireless consistents, Evolution of network, Evolution of network, Evolution of network, Evolution of network, Evolution of the stem capacity, Method of	nmunications, wireless ext-generation networks, structure and Cluster,	L1, L2

**Course Outcomes:** At the end of the course, students will be able:

- Describe operation of communication systems.
- Understand the techniques of Amplitude and Angle modulation.
- $\hfill\square$  Understand the concept of sampling and quantization.
- $\hfill\square$  Understand the concepts of different digital modulation techniques.
- $\Box$  Describe the principles of wireless communications system.

### **Question paper pattern:**

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- □ The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

### **Text Book:**

- 1. Analog and Digital Communications by T L Singal, McGraw Hill Education (India) Private Limited.
- 2. Wireless Communications by T L Singal, McGraw Hill Education (India) Private Limited.

### **Reference Books:**

- 1. Modern Digital and Analog Communication Systems B. P. Lathi, Oxford University Press., 4th ed, 2010,
- 2. Communication Systems: Analog and Digital, R.P.Singh and S.Sapre: TMH 2nd edition, 2007
- **3.** Introduction to Wireless Telecommunications systems and Networks by Gray J Mullett, Cengage learning.

### B. E. EC/TC Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – VII

NEURAL NETWORKS				
Course Code	18EC752	CIE Marks	40	
Number of Lecture Hours/Week	03	Exam Marks	60	
Total Number of Lecture Hours	40 (08 Hours per Module)	Exam Hours	03	
CREDITS – 03				

**Course Learning Objectives:** This course will enable students to:

- □ Understand the basics of ANN and comparison with Human brain.
- Acquire knowledge on Generalization and function approximation of various ANN architectures.
- Understand reinforcement learning using neural networks
- □ Acquire knowledge of unsupervised learning using neural networks.

Module -1	<b>RBT</b> Level
Introduction: Biological Neuron – Artificial Neural Model -Types of activation functions – Architecture: Feedforward and Feedback, Convex Sets, Convex Hull and Linear Separability, Non-Linear Separable Problem. XOR Problem, Multilayer Networks. Learning: Learning Algorithms, Error correction and Gradient Descent Rules, Learning objective of TLNs, Perceptron Learning Algorithm, Perceptron Convergence Theorem.	L1,L2
Module -2	
Supervised Learning: Perceptron learning and Non Separable sets, $\alpha$ -Least Mean Square Learning, MSE Error surface, Steepest Descent Search, $\mu$ -LMS approximate to gradient descent, Application of LMS to Noise Cancelling, Multi-layered Network Architecture, Backpropagation Learning Algorithm, Practical consideration of BP algorithm.	L1,L2,L3
Module -3	
<b>Support Vector Machines and Radial Basis Function:</b> Learning from Examples, Statistical Learning Theory, Support Vector Machines, SVM application to Image Classification, Radial Basis Function Regularization theory, Generalized RBF Networks, Learning in RBFNs, RBF application to face recognition.	
Module -4	
Attractor Neural Networks: Associative Learning Attractor Associative Memory, Linear Associative memory, Hopfield Network, application of Hopfield Network, Brain State in a Box neural Network, Simulated Annealing, Boltzmann Machine, Bidirectional Associative Memory.	L1,L2,L3
Module -5	
<b>Self -organization Feature Map:</b> Maximal Eigenvector Filtering, Extracting Principal Components, Generalized Learning Laws, Vector Quantization, Self -organization Feature Maps, Application of SOM, Growing Neural Gas.	L1,L2,L3
<ul> <li>Course Outcomes: At the end of the course, students should be able to:</li> <li>Understand the role of neural networks in engineering, artificial intelligence, and cognit</li> <li>Understand the concepts and techniques of neural networks through the study of the most important neural network models.</li> <li>Evaluate whether neural networks are appropriate to a particular application.</li> <li>Apply neural networks to particular application, and to know what steps to take to improve particular application.</li> </ul>	st

### Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- $\Box$  The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

### **Text Book:**

**Neural Networks A Classroom Approach** –Satish Kumar, McGraw Hill Education (India) Pvt. Ltd, Second Edition.

### **Reference Books:**

- 1. Introduction to Artificial Neural Systems J.M. Zurada, Jaico Publications 1994.
- 2. Artificial Neural Networks- B. Yegnanarayana, PHI, New Delhi 1998.

BE 2018	Scheme Eighth Semester	· EC Syllabus	
	B. E. ECE		
Choice Based Credit Syst	em (CBCS) and Outcome E SEMESTER – VIII	Based Education (OBE)	
WIRELESS A	ND CELLULAR COMMU	NICATION	
Course Code	18EC81	CIE Marks	40
Number of Lecture Hours/Week	3	SEE Marks	60
Total Number of Lecture Hours	Module)	Exam Hours	03
	CREDITS – 03		
Course Learning Objectives: This course	e will enable students to:		
$\Box$ Understand the concepts of propag	gation over wireless channels	from a physics standpoin	nt
<ul> <li>Application of Communication the handle mobile telephony</li> </ul>	eory both Physical and netwo	orking to understand GSN	1 systems that
<ul> <li>Application of Communication the that handle mobile telephony.</li> </ul>		-	-
Application of Communication the	· · ·	orking to understand LTE	
	Module-1		<b>RBT</b> Level
Three Basic Propagation Mechanisms Scattering, Practical Link Budget, (Tex Fading and Multipath – Broadband v Bandwidth, Doppler Spread and Coheren (Text $1 - 2.4$ ), Statistical Channel Model of a Broadband (Text $1 - 2.5.1$ ) The Cellular Concept – Cellular Concept 2.3)	<b>t 1 - 2.2 and Ref1 - Chapter</b> wireless channel, Delay Spi ice Time, Angular spread and d Fading Channel	• <b>4).</b> read and Coherence Coherence Distance	L1, L2
	Widdule-2		
GSM and TDMA Technology GSM System overview – Introduction, Channel Concept. GSM System Operations – GSM Ider Infrastructure Communications (Um Intert (Text 2, Part1 and Part 2 of Chapter 5)	ntities, System Operations -		L1,L2,L3
	Module-3		
CDMA Technology CDMA System Overview – Introduction, CDMA Basics – CDMA Channel Concep (Text 2-Part 1, Part2 and Part 3 of Cha	ots, CDMA System (Layer 3)		L1,L2,L3
	Module-4		
LTE – 4G Key Enablers for LTE 4G – OFDM, SC- Resource Scheduling, Multi-Antenna Te Architecture. (Text 1, Sec 1.4) Multi-Carrier Modulation – Multicarrier and Frequency Synchronization, Peak to A Computational Complexity Advantage of (Text 1, Sec 3.1 – 3.7)	cchniques, Flat IP Architect r concepts, OFDM Basics, O Average Ration, SC-Frequence	ure, LTE Network FDM in LTE, Timing	L1,L2,L3
	Module-5		

LTE - 4G			
<b>OFDMA and SC-FDMA</b> – Multiple Access for OFDM Systems, OFDMA, SCFDMA, Multiuser Diversity and Opportunistic Scheduling, OFDMA and SC-FDMA in LTE, OFDMA system Design Considerations.			
(Text 1, Sec 4.1 – 4.6)	L1, L2,L3		
<b>The LTE Standard</b> – Introduction to LTE and Hierarchical Channel Structure of LTE, Downlink OFDMA Radio Resources, Uplink SC-FDMA Radio Resources. (Text 1, Sec 6.1 – 6.4)			
Course Outcomes: After studying this course, students will be able to:	- I		
Explain concepts of propagation mechanisms like Reflection, Diffraction, Scattering in channels.	n wireless		
Develop a scheme for idle mode, call set up, call progress handling and call tear down cellular network.	in a GSM		
Develop a scheme for idle mode, call set up, call progress handling and call tear down cellular network.	in a CDMA		
□ Understand the Basic operations of Air interface in a LTE 4G system.			
Question paper pattern:			
Examination will be conducted for 100 marks with question paper containing 10 full ques 20 marks.	stions, each of		
□ Each full question can have a maximum of 4 sub questions.			
□ There will be 2 full questions from each module covering all the topics of the module.			
□ Students will have to answer 5 full questions, selecting one full question from each modu	le.		
□ The total marks will be proportionally reduced to 60 marks as SEE marks is 60.			
Text Books:			
<ol> <li>"Fundamentals of LTE" Arunabha Ghosh, Jan Zhang, Jefferey Andrews, Riaz Pearson education (Formerly Prentice Hall, Communications Engg and Emerging To ISBN-13: 978-0-13-703311-9.</li> </ol>			
<ol> <li>"Introduction to Wireless Telecommunications Systems and Networks", Gary Mullet Edition, Cengage Learning India Pvt Ltd., 2006, ISBN - 13: 978-81-315-0559-5.</li> </ol>	, First		
Reference Books:			
1. "Wireless Communications: Principles and Practice" Theodore Rappaport, 2nd Prentice Hall Communications Engineering and Emerging Technologies Series, 200			

0-13-042232-0.

LTE for UMTS Evolution to LTE-Advanced' Harri Holma and Antti Toskala, Second Edition - 2011, John Wiley & Sons, Ltd. Print ISBN: 9780470660003. 2

SF	MESTER – VIII		
	RK SECURITY		
Subject Code	18EC821	<b>CIE Marks</b>	40
Number of Lecture Hours/Week	3	SEE Marks	60
Total Numberof Lecture Hours	40 (08 Hours / Module)	Exam Hours	03
	CREDITS – 03		
Course Learning Objectives: This course will <ul> <li>Describe network security services and</li> <li>Understand Transport Level Security and</li> <li>Know about Security concerns in Intern</li> <li>Discuss about Intruders, Intrusion detection</li> <li>Discuss about Firewalls, Firewall characteries</li> </ul>	mechanisms. nd Secure Socket Layer net Protocol security rtion and Malicious Sof	tware	
Modu	ule-1		RBT Level
Attacks on Computers and Computer Security: 1	Need for Security, Secu	arity Approaches.	
Principles of Security Types of Attacks. (Chapt	•	5 11 7	L1, L2
Finciples of Security Types of Attacks. (Chapt			
	Module-2		
Transport Level Security: Web Security Consid	erations, Secure Socker	ts Layer, Transport	L1,L2
Layer Security, HTTPS, Secure Shell (SSH)(Ch	napter15- Text1)		1.1,1.2
	Module-3		
IP Security: Overview of IP Security (IPSec),IP Security Associations (SA), Authentication H (ESP), Internet Key Exchange. <b>(Chapter19-Te</b> )	leader (AH), Encapsula		L1,L2
	Module-4		
Intruders, Intrusion Detection.(Chapter20-Text	t1)		
MALICIOUS SOFTWARE: Viruses and Rela Countermeasures, (Chapter21-Text1)	ated Threats, Virus		L1,L2
	Module-5		
Firewalls: The Need for firewalls, Firewall Cha Biasing, Firewall location and configuration (		Firewalls, Firewall	L1, L2
Course Outcomes: After studying this course, Explain network security services and n Understand the concept of Transport Le Explain Security concerns in Internet Pr Explain Intruders, Intrusion detection an Describe Firewalls, Firewall Characteris	nechanisms and explair evel Security and Secur rotocol security nd Malicious Software	n security concepts e Socket Layer.	
Question paper pattern:			
<ul> <li>Examination will be conducted for 100 ma 20 marks.</li> <li>Each full question can have a maximum of</li> <li>There will be 2 full questions from each maximum of</li> <li>Students will have to answer 5 full question</li> <li>The total marks will be proportionally reduced</li> </ul>	<sup>2</sup> 4 sub questions. odule covering all the t ns, selecting one full qu	opics of the module. aestion from each module	

# **TEXT BOOKS:**

- 1. Cryptography and Network Security Principles and Practicel, Pearson Education Inc., William Stallings, 5th Edition, 2014, ISBN: 978-81-317- 6166-3.
- 2. Cryptography and Network Security, Atul Kahate, TMH, 2003.

# **REFERENCE BOOKS:**

1. Cryptography and Network Security, Behrouz A. Forouzan, TMH, 2007.

		MICRO ELEC	TROMECHANICAL	SYSTEMS	
	e Code		18EC822	CIE Marks	40
Numb	er of Lecture	Hours/Week	3	SEE Marks	60
Total	Number	of Lecture Hours	40 (08 Hours / Module)	<b>Exam Hours</b>	03
			CREDITS – 03		
	Understand of Working prin Develop mat Know metho	nciples of several MEMS hematical and analytical ds to fabricate MEMS d	ns, their fabrication and a S devices. I models of MEMS devic	ces.	
	**		Module-1		RBT Level
Micro	osystems Produ	cts, Evolution of Microf	IEMS and Microsystem fabrication, Microsystem Iniaturization. Applicat	and Microelectronics,	L1, L2
			Module-2		
with N Engine	Microactuators, eering Science	, Microaccelerometers, N e for Microsystems De	Microfluidics. sign and Fabrication:	Microactuation, MEMS Introduction, Molecular	L1,L2
Theory	y of Matter and	Inter-molecular Forces,	Plasma Physics, Electro Module-3	ochemistry.	
Plates	s, Mechanical V		<b>Design:</b> Introduction, S anics, Fracture Mechanic	tatic Bending of Thin cs, Thin Film Mechanics,	L1,L2
	nics, Scaling i		<b>Module-4</b> on, Scalingin Geometry, Scaling in Fluid Mech	, Scaling in Rigid-Body anics, Scaling in Heat	L1,L2
1141151	CI.		Module-5		
			ction, Bulk Micromanul nary on Micro manufact		L1, L2
Cours	Appreciate the Understand de Analyze the M	e technologies related to esign and fabrication pro	se, students will be able Micro Electro Mechani ocesses involved with M lop suitable mathematic IEMS device.	cal Systems. EMS Devices.	
□ E: 2( □ E: □ T! □ St	ion paper patt xamination wil 0 marks. ach full questic here will be 2 f tudents will hav	ern: 1 be conducted for 100 r on can have a maximum full questions from each ve to answer 5 full quest	narks with question pape of 4 sub questions. module covering all the	question from each modul	
Text B	Book:				

### **Reference Books:**

- 1. Hans H. Gatzen, Volker Saile, JurgLeuthold, Micro and Nano Fabrication: Tools and Processes, Springer, 2015.
- 2. Dilip Kumar Bhattacharya, Brajesh Kumar Kaushik, Microelectromechanical Systems (MEMS), Cenage Learning.

	SEMESTER – VIII		
Course Code	RADAR ENGINEERING		40
Course Code Number of Lecture Hours/Week	18EC823 3	CIE Marks SEE Marks	40 60
	40 (08 Hours /		
Total Number of Lecture Hours	Module)	Exam Hours	03
	CREDITS – 03		
<ul> <li>Course Learning Objectives: This cours</li> <li>Understand the Radar fundamental</li> <li>Understandvarioustechnologiesinve</li> <li>Learn various radars like MTI, Dop</li> </ul>	ls and analyze the radar signa olvedinthedesignofradartrans	smittersand receivers	
	Module-1		RBT Lev
<b>BasicsofRadar:</b> Introduction,MaximumUn respect to pulse wave form-PRF, PRI, Dut Power. Simple form of the Radar Equatio Frequencies, Applications of Radar, The C Text)	ty Cycle, Peak Transmitter P on, Radar Block Diagram and	ower, Average transi l Operation, Radar	mitter L1, L2,L3
	Module-2		l
TheRadarEquation:PredictionofRange'P MinimumDetectableSignal,ReceiverNoise Detector —False Alarm Time and Probab Targets: simple targets –sphere, cone-sphe System Losses (qualitative treatment), Illu (Chapter 2 of Text, Except 2.4, 2.6, 2.8 of the second	e,SNR,ModifiedRadarRange ility, Probability of Detection ere, Transmitter Power, PRF ustrative Problems.	Equation, Env n, Radar Cross Sectio	
· · · ·	Module-3		
MTI and Pulse Doppler Radar: Introduc Radar, Sweep to Sweep subtraction and Amplifier Transmitter, Delay Line Cancel Canceler, Blind Speeds, Clutter Attenuat Canceler, Digital MTI Processing–Blind p processor, Moving Target Detector- Origin (Chapter 3: 3.1, 3.2, 3.5, 3.6 of Text)	Delay Line Canceler, lers— Frequency Response tion, MTI Improvement Fa phases, I and Q Channels, Di	MTI Radar with— P of Single Delay- ctor, N- Pulse Delay-	ower Line -Line L1,L2,L3
	Module-4		
<b>Tracking Radar:</b> Tracking with Radar- Types of Tracking Comparison Monopulse(one-and two-coord Sequential Lobing, Conical Scan Tracking, Tracking in Range, Comparison of Tracker	dinates), Phase Comparison , Block Diagram of Conical S rs. <b>(Chapter4: 4.1, 4.2, 4.3 o</b>	Scan Tracking Radar	L1,L2,L3
	Module-5		
<b>TheRadarAntenna:</b> FunctionsofTheRada ectronicallySteeredPhasedarrayAntennas.( <b>Radar Receiver:</b> The Radar Receiver, Ro Duplexers and Receivers Protectors, Rada	(Chapter9:9.1,9.29.4, 9.5 of eceiver Noise Figure, Super	Fext) Heterodyne Receiver	111213
Course Outcomes: At the end of the cour Understand the radar fundamentals Explain the working principle of pu Describe the working of various rad Analyze the range parameters of pu Question paper pattern:	and radar signals. ulse Doppler radars, their app dar transmitters and receiver:	s.	

- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- □ Students will have to answer 5 full questions, selecting one full question from each module.
- $\hfill\square$  The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

# **TEXT BOOK:**

Introduction to Radar Systems- Merrill I Skolink, 3e, TMH, 2001

## **REFERENCE BOOKS:**

- 1. Radar Principles, Technology, Applications—ByronEdde, Pearson Education, 2004.
- 2. Radar Principles-Peebles. Jr, P.Z. Wiley. New York, 1998.
- 3. Principles of Modem Radar: Basic Principles–Mark A. Rkhards, James A. Scheer, William A. HoIm. Yesdee, 2013

#### B. E. ECE Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – VIII

Choice Based Credit Syste	em (CBCS) and Outcom SEMESTER – VIII	e Based Education (O	BE)
OPTICAL	COMMUNICATION NI	ETWORKS	
Course Code	18EC824	<b>CIE Marks</b>	40
Number of Lecture Hours/Week	3	SEE Marks	
Total Number of Lecture Hours	40 (8 Hours / Module)	Exam Hours	03
	CREDITS – 03		
Course Learning Objectives: This course	will enable students to:		
<ul> <li>Learn the basic principle of optical propagation.</li> <li>Understand the transmission charac</li> <li>Study of optical components and its</li> <li>Learn the network standards in opt its functionalities.</li> </ul>	teristics and losses in opti applications in optical co	cal fiber.	
N	Aodule -1		RBT Level
<b>Optical fiber Communications:</b> Historic of optical fiber communication, Optical fi in planar guide, Phase and group velocity Graded index fibers, Single mode fibers, refractive index. Fiber Materials, Photoni	cal development, The gend iber wave guides: Ray the , Cylindrical fiber: Modes Cutoff wavelength, Mode	ory transmission, Mode s, Step index fibers,	s L1, L2
	Aodule -2		
Transmission characteristics of optical Linear scattering losses, Nonlinear scatter dispersion, Intermodal dispersion: Multin <b>Optical Fiber Connectors:</b> Fiber alignm Mechanical splices, Fiber connectors: Cy fiber connectors, Fiber couplers: three Isolators and Circulators.(Text 2)	ring losses, Fiber bend los node step index fiber. ent and joint loss, Fiber sp /lindrical ferrule connector	s, Dispersion, Chromat plices: Fusion Splices, prs, Duplex and Multip	ic L1, L2 le
isolators and Circulators.(ICX 2)	Module -3		
<b>Optical sources:</b> Light Emitting diodes: Efficiency and LED Power, Modulation. Rate equation, External Quantum Efficiency	LED Structures, Light Sou Laser Diodes: Modes and	I Threshold conditions,	
<ul> <li>Photodetectors: Physical principles of Pl time.</li> <li>Optical Receiver: Optical Receiver Op Receiver sensitivity, Quantum Limit.(Tex</li> </ul>	peration: Error sources,	· · ·	
Γ	Module -4		
<b>WDM Concepts and Components</b> : Ove WDM standards, Mach-Zehnder Interfero grating filters, Dielectric Thin-Film Filter application and Types, Semiconductor of Amplifiers, Raman Amplifiers, Widebar	ometer Multiplexers, Isola s, Diffraction Gratings. O ptical amplifiers, Er	tors and Ĉirculators, Fi ptical amplifiers: Basic bium Doped Fiber	ber
η	Module -5		
1			

<b>Optical Networks:</b> Optical network evolution and concepts: Optical networking terminology, Optical network node and switching elements, Wavelength division multiplexed networks, Public telecommunication network overview. Optical network transmission modes, layers and protocols: Synchronous networks, Asynchronous transfer mode, OSI reference model, Optical transport network, Internet protocol, Wavelength routing networks: Routing and wavelength assignment, Optical switching networks: Optical circuit switched networks, packet switched networks, Multiprotocol Label Switching, Optical burst switching networks. (Text 2)	L1, L2
<ul> <li>Course Outcomes: At the end of the course, students will be able to:</li> <li>Classification and working of optical fiber with different modes of signal propagation.</li> <li>Describe the transmission characteristics and losses in optical fiber communication.</li> <li>Describe the construction and working principle of optical connectors, multiplexers and</li> <li>Describe the constructional features and the characteristics of optical</li> <li>Illustrate the networking aspects of optical fiber and describe various standards associa</li> </ul>	-
<ul> <li>Question paper pattern:</li> <li>Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.</li> <li>Each full question can have a maximum of 4 sub questions.</li> <li>There will be 2 full questions from each module covering all the topics of the module.</li> <li>Students will have to answer 5 full questions, selecting one full question from each modul</li> <li>The total marks will be proportionally reduced to 60 marks as SEE marks is 60.</li> </ul>	e.
<b>Text Books:</b> 1.Gerd Keiser, Optical Fiber Communication, 5 <sup>th</sup> Edition, McGraw Hill Education(India) Private I ISBN:1-25-900687-5. 2.John M Senior, Optical Fiber Communications, Principles and Practice, 3 <sup>rd</sup> Edition, Pearsor 2010, ISBN:978-81-317-3266-3	
Reference Book: Joseph C Palais, Fiber Optic Communication, Pearson Education, 2005, ISBN:013008510	3.

Choice Based Credit Syste	B. E. ECE em (CBCS) and Outcome Base SEMESTER – VIII	ed Education (OBE	)	
BIOMEDICAL SIGNAL PROCESSING				
Course Code	18EC825	CIE Marks	40	
Number of Lecture Hours/Week	3	SEE Marks	60	
<b>Total Number of Lecture Hours</b>	40 (8 Hours/Module)	Exam Hours	03	
	CREDITS – 03			
<ul> <li>Course Learning Objectives: This course</li> <li>Describe the origin, properties and suit</li> <li>Know the basic signal processing techn</li> <li>Acquire mathematical and computation</li> <li>Describe the basics of ECG signal com</li> <li>Know the complexity of various biolog</li> <li>Understand the promises, challenges of</li> </ul>	able models of important biolog niques in analysing biological si nal skills relevant to the field of npression algorithms. gical phenomena.	ignals.		
	Module -1		<b>RBT Level</b>	
Introduction to Biomedical Signals: The Biomedical Signals, Objectives and difficul Electrocardiography: Basic electrocard characteristics. Signal Conversion :Simple signal conversion biomedical signals, Signal conversion circu	lties in Biomedical analysis. iography, ECG leads systems, ersion systems, Conversion re	, ECG signal	L1,L2	
	Module -2			
Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, a typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptive cancelling using a sine wave model, other applications of adaptive filtering (Text-1)			L1,L2,L3	
	Module -3			
<b>Data Compression Techniques:</b> Turning Huffman coding, data reduction algorithms Power spectrum estimation, Frequency dom	The Fourier transform, Correla	tion, Convolution,	L1,L2, L3	
	Module -4			
Cardiological signal processing: Basic Electrocardiography, ECG data ac characteristics (parameters and their estima detector, Power spectrum of the ECG, I techniques, Template matching techniques, processing algorithm, ECG interpretation, S (Text -2)	quisition, ECG lead system, 1 ition), Analog filters, ECG amp Bandpass filtering techniques, A QRS detection algorithm, H	lifier, and QRS Differentiation Real-time ECG	L1,L2, L3	
	Module -5			
Neurological signal processing: The brain of brain waves, The EEG signal and its cha Correlation. Analysis of EEG channels: Detection of E and wave detection (Text-2)	racteristics (EEG rhythms, wav	es, and transients),	L1,L2, L3	
<ul> <li>Course Outcomes: At the end of the course</li> <li>Possess the basic mathematical, scie EEG signals.</li> <li>Apply classical and modern filtering</li> <li>Develop a thorough understanding of</li> </ul>	entific and computational skills g and compression techniques for	or ECG and EEG sig		

## **Question paper pattern:**

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- $\Box$  Each full question can have a maximum of 4 sub questions.
- □ There will be 2 full questions from each module covering all the topics of the module.
- $\Box$  Students will have to answer 5 full questions, selecting one full question from each module.
- $\Box$  The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

### Text Books:

- 1. Biomedical Digital Signal Processing- Willis J. Tompkins, PHI 2001.
- 2. **Biomedical Signal Processing Principles and Techniques-** D C Reddy, McGraw-Hill publications 2005.

### **Reference Book:**

Biomedical Signal Analysis-Rangaraj M. Rangayyan, John Wiley & Sons 2002.